Details
| Original language | English |
|---|---|
| Pages (from-to) | 2-12 |
| Number of pages | 11 |
| Journal | Proceedings of SPIE - The International Society for Optical Engineering |
| Volume | 1301 |
| Publication status | Published - 1990 |
| Event | Digital Image Processing and Visual Communications Technologies in the Earth and Atmospheric Sciences - Orlando, FL, USA Duration: 18 Apr 1990 → 19 Apr 1990 |
Abstract
Coding schemes for data rate reduction of digital video signals are being devised for various application areas. Such applications call for video signal processors suited for real-time operation and realization with small size. Small size can be achieved using advanced VLSI technology. Real-time processing of video signals requires several 100 Mega operations per second (MOPS) and correspondingly high data rates for operand transport. These requirements can be met by multiprocessors employing parallelization and pipelining in an adapted architecture. In order to support distinct applications, the multiprocessors have to be programmable. The requirements of video coding schemes have been extracted and mapped into a multiprocessor architecture for programmable real-time video processing. In this contribution, the extracted requirements, the adapted architecture of a multiprocessor, and the multiprocessor modules are presented. The realization of several modules of the multiprocessor using CMOS technology is also reported.
ASJC Scopus subject areas
- Materials Science(all)
- Electronic, Optical and Magnetic Materials
- Physics and Astronomy(all)
- Condensed Matter Physics
- Computer Science(all)
- Computer Science Applications
- Mathematics(all)
- Applied Mathematics
- Engineering(all)
- Electrical and Electronic Engineering
Cite this
- Standard
- Harvard
- Apa
- Vancouver
- BibTeX
- RIS
In: Proceedings of SPIE - The International Society for Optical Engineering, Vol. 1301, 1990, p. 2-12.
Research output: Contribution to journal › Conference article › Research › peer review
}
TY - JOUR
T1 - VLSI architecture of a programmable real-time video signal processor
AU - Pirsch, Peter
AU - Wehberg, Thomas
PY - 1990
Y1 - 1990
N2 - Coding schemes for data rate reduction of digital video signals are being devised for various application areas. Such applications call for video signal processors suited for real-time operation and realization with small size. Small size can be achieved using advanced VLSI technology. Real-time processing of video signals requires several 100 Mega operations per second (MOPS) and correspondingly high data rates for operand transport. These requirements can be met by multiprocessors employing parallelization and pipelining in an adapted architecture. In order to support distinct applications, the multiprocessors have to be programmable. The requirements of video coding schemes have been extracted and mapped into a multiprocessor architecture for programmable real-time video processing. In this contribution, the extracted requirements, the adapted architecture of a multiprocessor, and the multiprocessor modules are presented. The realization of several modules of the multiprocessor using CMOS technology is also reported.
AB - Coding schemes for data rate reduction of digital video signals are being devised for various application areas. Such applications call for video signal processors suited for real-time operation and realization with small size. Small size can be achieved using advanced VLSI technology. Real-time processing of video signals requires several 100 Mega operations per second (MOPS) and correspondingly high data rates for operand transport. These requirements can be met by multiprocessors employing parallelization and pipelining in an adapted architecture. In order to support distinct applications, the multiprocessors have to be programmable. The requirements of video coding schemes have been extracted and mapped into a multiprocessor architecture for programmable real-time video processing. In this contribution, the extracted requirements, the adapted architecture of a multiprocessor, and the multiprocessor modules are presented. The realization of several modules of the multiprocessor using CMOS technology is also reported.
UR - http://www.scopus.com/inward/record.url?scp=0025555722&partnerID=8YFLogxK
M3 - Conference article
AN - SCOPUS:0025555722
VL - 1301
SP - 2
EP - 12
JO - Proceedings of SPIE - The International Society for Optical Engineering
JF - Proceedings of SPIE - The International Society for Optical Engineering
SN - 0277-786X
T2 - Digital Image Processing and Visual Communications Technologies in the Earth and Atmospheric Sciences
Y2 - 18 April 1990 through 19 April 1990
ER -