Video compression architectures

Research output: Contribution to journalConference articleResearchpeer review

Authors

  • P. Pirsch
  • M. Berekovic
  • A. Freimann
  • H. J. Stolberg

Research Organisations

View graph of relations

Details

Original languageEnglish
Pages (from-to)31-50
Number of pages20
JournalProceedings - IEEE International Symposium on Circuits and Systems
Publication statusPublished - 1997
Event1997 IEEE International Symposium on Circuits and Systems, ISCAS 1997 - Hongkong, Hong Kong
Duration: 9 Jun 199712 Jun 1997

Abstract

An overview on architectures for implementations of present video compression schemes is presented. Dedicated function specific implementations and programmable video signal processors are included. As examples for the dedicated approach, architectures for DCT, block matching and variable-length decoding will be discussed. The general architectural approaches applied in video signal processors to increase the performance for video coding applications are described. Design examples of video processors reported in the literature are briefly presented.

ASJC Scopus subject areas

Cite this

Video compression architectures. / Pirsch, P.; Berekovic, M.; Freimann, A. et al.
In: Proceedings - IEEE International Symposium on Circuits and Systems, 1997, p. 31-50.

Research output: Contribution to journalConference articleResearchpeer review

Pirsch, P, Berekovic, M, Freimann, A & Stolberg, HJ 1997, 'Video compression architectures', Proceedings - IEEE International Symposium on Circuits and Systems, pp. 31-50.
Pirsch, P., Berekovic, M., Freimann, A., & Stolberg, H. J. (1997). Video compression architectures. Proceedings - IEEE International Symposium on Circuits and Systems, 31-50.
Pirsch P, Berekovic M, Freimann A, Stolberg HJ. Video compression architectures. Proceedings - IEEE International Symposium on Circuits and Systems. 1997;31-50.
Pirsch, P. ; Berekovic, M. ; Freimann, A. et al. / Video compression architectures. In: Proceedings - IEEE International Symposium on Circuits and Systems. 1997 ; pp. 31-50.
Download
@article{f67e4b648ba2475b964bac74c0832bef,
title = "Video compression architectures",
abstract = "An overview on architectures for implementations of present video compression schemes is presented. Dedicated function specific implementations and programmable video signal processors are included. As examples for the dedicated approach, architectures for DCT, block matching and variable-length decoding will be discussed. The general architectural approaches applied in video signal processors to increase the performance for video coding applications are described. Design examples of video processors reported in the literature are briefly presented.",
author = "P. Pirsch and M. Berekovic and A. Freimann and Stolberg, {H. J.}",
year = "1997",
language = "English",
pages = "31--50",
note = "1997 IEEE International Symposium on Circuits and Systems, ISCAS 1997, ISCAS'97 ; Conference date: 09-06-1997 Through 12-06-1997",

}

Download

TY - JOUR

T1 - Video compression architectures

AU - Pirsch, P.

AU - Berekovic, M.

AU - Freimann, A.

AU - Stolberg, H. J.

PY - 1997

Y1 - 1997

N2 - An overview on architectures for implementations of present video compression schemes is presented. Dedicated function specific implementations and programmable video signal processors are included. As examples for the dedicated approach, architectures for DCT, block matching and variable-length decoding will be discussed. The general architectural approaches applied in video signal processors to increase the performance for video coding applications are described. Design examples of video processors reported in the literature are briefly presented.

AB - An overview on architectures for implementations of present video compression schemes is presented. Dedicated function specific implementations and programmable video signal processors are included. As examples for the dedicated approach, architectures for DCT, block matching and variable-length decoding will be discussed. The general architectural approaches applied in video signal processors to increase the performance for video coding applications are described. Design examples of video processors reported in the literature are briefly presented.

UR - http://www.scopus.com/inward/record.url?scp=0030685853&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0030685853

SP - 31

EP - 50

JO - Proceedings - IEEE International Symposium on Circuits and Systems

JF - Proceedings - IEEE International Symposium on Circuits and Systems

SN - 0271-4310

T2 - 1997 IEEE International Symposium on Circuits and Systems, ISCAS 1997

Y2 - 9 June 1997 through 12 June 1997

ER -