Verifikation der layout getreuen FE-simulation eines MO-166 gehäuses mittels elektrischer messung und IR-untersuchung

Research output: Contribution to journalConference articleResearchpeer review

Authors

External Research Organisations

  • Robert Bosch GmbH
View graph of relations

Details

Original languageGerman
Pages (from-to)219
Number of pages1
JournalITG-Fachbericht
Issue number164
Publication statusPublished - 2001
EventDesign of Integrated Circuits - Dresden, Germany
Duration: 3 Apr 20015 Apr 2001

ASJC Scopus subject areas

Cite this

Verifikation der layout getreuen FE-simulation eines MO-166 gehäuses mittels elektrischer messung und IR-untersuchung. / Weide-Zaage, K.; Keck, C.; Willemen, J.
In: ITG-Fachbericht, No. 164, 2001, p. 219.

Research output: Contribution to journalConference articleResearchpeer review

Download
@article{1b24bcab0588419692d7f825a5a48e46,
title = "Verifikation der layout getreuen FE-simulation eines MO-166 geh{\"a}uses mittels elektrischer messung und IR-untersuchung",
author = "K. Weide-Zaage and C. Keck and J. Willemen",
note = "Copyright: Copyright 2004 Elsevier Science B.V., Amsterdam. All rights reserved.; Design of Integrated Circuits ; Conference date: 03-04-2001 Through 05-04-2001",
year = "2001",
language = "Deutsch",
pages = "219",
number = "164",

}

Download

TY - JOUR

T1 - Verifikation der layout getreuen FE-simulation eines MO-166 gehäuses mittels elektrischer messung und IR-untersuchung

AU - Weide-Zaage, K.

AU - Keck, C.

AU - Willemen, J.

N1 - Copyright: Copyright 2004 Elsevier Science B.V., Amsterdam. All rights reserved.

PY - 2001

Y1 - 2001

UR - http://www.scopus.com/inward/record.url?scp=0034971768&partnerID=8YFLogxK

M3 - Konferenzaufsatz in Fachzeitschrift

AN - SCOPUS:0034971768

SP - 219

JO - ITG-Fachbericht

JF - ITG-Fachbericht

SN - 0932-6022

IS - 164

T2 - Design of Integrated Circuits

Y2 - 3 April 2001 through 5 April 2001

ER -

By the same author(s)