Simulation in 3D integration and TSV

Research output: Chapter in book/report/conference proceedingConference contributionResearchpeer review

Authors

View graph of relations

Details

Original languageEnglish
Title of host publication2014 IEEE 5th Latin American Symposium on Circuits and Systems, LASCAS 2014 - Conference Proceedings
PublisherIEEE Computer Society
ISBN (print)9781479925070
Publication statusPublished - 2014
Event2014 IEEE 5th Latin American Symposium on Circuits and Systems, LASCAS 2014 - Santiago, Chile
Duration: 25 Feb 201428 Feb 2014

Abstract

The development of 3D-silicon integrated circuits is an increasing demand especially regarding to advanced 3D-packages and high performance applications, with the intend to miniaturize and to reduce costs. Through-silicon-vias (TSV), interconnects and landing pads have a strong mismatch in proportions. Due to high temperature as well as high applied currents, the reliability of the systems and components is affected by thermal and thermal-electrical loads. The induced stress leads to degradation effects like electro- and thermomigration (EM, TM). Mismatch in coefficient of thermal expansion (CTE) are causing mechanical induced stress during the manufacturing process. This can lead to failure mechanisms like delamination and cracking around the TSV or in the ICs.

Keywords

    3-D integration, delamination, migration effects, reliability, simulation, TSV

ASJC Scopus subject areas

Cite this

Simulation in 3D integration and TSV. / Weide-Zaage, K.; Moujbani, A.; Kludt, J.
2014 IEEE 5th Latin American Symposium on Circuits and Systems, LASCAS 2014 - Conference Proceedings. IEEE Computer Society, 2014. 6820324.

Research output: Chapter in book/report/conference proceedingConference contributionResearchpeer review

Weide-Zaage, K, Moujbani, A & Kludt, J 2014, Simulation in 3D integration and TSV. in 2014 IEEE 5th Latin American Symposium on Circuits and Systems, LASCAS 2014 - Conference Proceedings., 6820324, IEEE Computer Society, 2014 IEEE 5th Latin American Symposium on Circuits and Systems, LASCAS 2014, Santiago, Chile, 25 Feb 2014. https://doi.org/10.1109/lascas.2014.6820324
Weide-Zaage, K., Moujbani, A., & Kludt, J. (2014). Simulation in 3D integration and TSV. In 2014 IEEE 5th Latin American Symposium on Circuits and Systems, LASCAS 2014 - Conference Proceedings Article 6820324 IEEE Computer Society. https://doi.org/10.1109/lascas.2014.6820324
Weide-Zaage K, Moujbani A, Kludt J. Simulation in 3D integration and TSV. In 2014 IEEE 5th Latin American Symposium on Circuits and Systems, LASCAS 2014 - Conference Proceedings. IEEE Computer Society. 2014. 6820324 doi: 10.1109/lascas.2014.6820324
Weide-Zaage, K. ; Moujbani, A. ; Kludt, J. / Simulation in 3D integration and TSV. 2014 IEEE 5th Latin American Symposium on Circuits and Systems, LASCAS 2014 - Conference Proceedings. IEEE Computer Society, 2014.
Download
@inproceedings{eb6adb8002794e2b9d95914815e6df5f,
title = "Simulation in 3D integration and TSV",
abstract = "The development of 3D-silicon integrated circuits is an increasing demand especially regarding to advanced 3D-packages and high performance applications, with the intend to miniaturize and to reduce costs. Through-silicon-vias (TSV), interconnects and landing pads have a strong mismatch in proportions. Due to high temperature as well as high applied currents, the reliability of the systems and components is affected by thermal and thermal-electrical loads. The induced stress leads to degradation effects like electro- and thermomigration (EM, TM). Mismatch in coefficient of thermal expansion (CTE) are causing mechanical induced stress during the manufacturing process. This can lead to failure mechanisms like delamination and cracking around the TSV or in the ICs.",
keywords = "3-D integration, delamination, migration effects, reliability, simulation, TSV",
author = "K. Weide-Zaage and A. Moujbani and J. Kludt",
note = "Copyright: Copyright 2014 Elsevier B.V., All rights reserved.; 2014 IEEE 5th Latin American Symposium on Circuits and Systems, LASCAS 2014 ; Conference date: 25-02-2014 Through 28-02-2014",
year = "2014",
doi = "10.1109/lascas.2014.6820324",
language = "English",
isbn = "9781479925070",
booktitle = "2014 IEEE 5th Latin American Symposium on Circuits and Systems, LASCAS 2014 - Conference Proceedings",
publisher = "IEEE Computer Society",
address = "United States",

}

Download

TY - GEN

T1 - Simulation in 3D integration and TSV

AU - Weide-Zaage, K.

AU - Moujbani, A.

AU - Kludt, J.

N1 - Copyright: Copyright 2014 Elsevier B.V., All rights reserved.

PY - 2014

Y1 - 2014

N2 - The development of 3D-silicon integrated circuits is an increasing demand especially regarding to advanced 3D-packages and high performance applications, with the intend to miniaturize and to reduce costs. Through-silicon-vias (TSV), interconnects and landing pads have a strong mismatch in proportions. Due to high temperature as well as high applied currents, the reliability of the systems and components is affected by thermal and thermal-electrical loads. The induced stress leads to degradation effects like electro- and thermomigration (EM, TM). Mismatch in coefficient of thermal expansion (CTE) are causing mechanical induced stress during the manufacturing process. This can lead to failure mechanisms like delamination and cracking around the TSV or in the ICs.

AB - The development of 3D-silicon integrated circuits is an increasing demand especially regarding to advanced 3D-packages and high performance applications, with the intend to miniaturize and to reduce costs. Through-silicon-vias (TSV), interconnects and landing pads have a strong mismatch in proportions. Due to high temperature as well as high applied currents, the reliability of the systems and components is affected by thermal and thermal-electrical loads. The induced stress leads to degradation effects like electro- and thermomigration (EM, TM). Mismatch in coefficient of thermal expansion (CTE) are causing mechanical induced stress during the manufacturing process. This can lead to failure mechanisms like delamination and cracking around the TSV or in the ICs.

KW - 3-D integration

KW - delamination

KW - migration effects

KW - reliability

KW - simulation

KW - TSV

UR - http://www.scopus.com/inward/record.url?scp=84904559669&partnerID=8YFLogxK

U2 - 10.1109/lascas.2014.6820324

DO - 10.1109/lascas.2014.6820324

M3 - Conference contribution

AN - SCOPUS:84904559669

SN - 9781479925070

BT - 2014 IEEE 5th Latin American Symposium on Circuits and Systems, LASCAS 2014 - Conference Proceedings

PB - IEEE Computer Society

T2 - 2014 IEEE 5th Latin American Symposium on Circuits and Systems, LASCAS 2014

Y2 - 25 February 2014 through 28 February 2014

ER -

By the same author(s)