Reuse of Substrate Wafers for the Porous Silicon Layer Transfer

Research output: Contribution to journalArticleResearchpeer review

Authors

  • Verena Steckenreiter
  • Jan Hensen
  • Alwina Knorr
  • Sarah Kajari-Schroder
  • Rolf Brendel

Research Organisations

External Research Organisations

  • Institute for Solar Energy Research (ISFH)
View graph of relations

Details

Original languageEnglish
Article number7452343
Pages (from-to)783-790
Number of pages8
JournalIEEE journal of photovoltaics
Volume6
Issue number3
Early online date13 Apr 2016
Publication statusPublished - May 2016

Abstract

The reuse of the silicon substrate is a key component in the kerfless-porous-silicon-based wafering process. Starting with a boron-doped p+-type substrate, a porous double layer is created, reorganized in a hydrogen bake, and then serves as a substrate for silicon homoepitaxy. After lift-off, the silicon substrate is wet chemically reconditioned and reporosified to serve again as a substrate for epitaxial layer deposition. We reduce the substrate consumption per cycle to 5 ± 0.3 μm/side and demonstrate 14 uses on a 6-in wafer. We investigate the impact of the reuse sequence on the epitaxial layer quality by carrier lifetime measurements. Starting with the third reuse, a pattern becomes visible in lifetime mappings. We observe a degradation of the minority carrier lifetime from 15 to 7 μs after 13 reuses.

Keywords

    Carrier lifetime, epitaxial layer, layer transfer, porous silicon (PSI) process, Substrate reuse

ASJC Scopus subject areas

Cite this

Reuse of Substrate Wafers for the Porous Silicon Layer Transfer. / Steckenreiter, Verena; Hensen, Jan; Knorr, Alwina et al.
In: IEEE journal of photovoltaics, Vol. 6, No. 3, 7452343, 05.2016, p. 783-790.

Research output: Contribution to journalArticleResearchpeer review

Steckenreiter, V, Hensen, J, Knorr, A, Kajari-Schroder, S & Brendel, R 2016, 'Reuse of Substrate Wafers for the Porous Silicon Layer Transfer', IEEE journal of photovoltaics, vol. 6, no. 3, 7452343, pp. 783-790. https://doi.org/10.1109/JPHOTOV.2016.2545406
Steckenreiter, V., Hensen, J., Knorr, A., Kajari-Schroder, S., & Brendel, R. (2016). Reuse of Substrate Wafers for the Porous Silicon Layer Transfer. IEEE journal of photovoltaics, 6(3), 783-790. Article 7452343. https://doi.org/10.1109/JPHOTOV.2016.2545406
Steckenreiter V, Hensen J, Knorr A, Kajari-Schroder S, Brendel R. Reuse of Substrate Wafers for the Porous Silicon Layer Transfer. IEEE journal of photovoltaics. 2016 May;6(3):783-790. 7452343. Epub 2016 Apr 13. doi: 10.1109/JPHOTOV.2016.2545406
Steckenreiter, Verena ; Hensen, Jan ; Knorr, Alwina et al. / Reuse of Substrate Wafers for the Porous Silicon Layer Transfer. In: IEEE journal of photovoltaics. 2016 ; Vol. 6, No. 3. pp. 783-790.
Download
@article{18c11c82f5e24f5a81cbd8a908f9c11a,
title = "Reuse of Substrate Wafers for the Porous Silicon Layer Transfer",
abstract = "The reuse of the silicon substrate is a key component in the kerfless-porous-silicon-based wafering process. Starting with a boron-doped p+-type substrate, a porous double layer is created, reorganized in a hydrogen bake, and then serves as a substrate for silicon homoepitaxy. After lift-off, the silicon substrate is wet chemically reconditioned and reporosified to serve again as a substrate for epitaxial layer deposition. We reduce the substrate consumption per cycle to 5 ± 0.3 μm/side and demonstrate 14 uses on a 6-in wafer. We investigate the impact of the reuse sequence on the epitaxial layer quality by carrier lifetime measurements. Starting with the third reuse, a pattern becomes visible in lifetime mappings. We observe a degradation of the minority carrier lifetime from 15 to 7 μs after 13 reuses.",
keywords = "Carrier lifetime, epitaxial layer, layer transfer, porous silicon (PSI) process, Substrate reuse",
author = "Verena Steckenreiter and Jan Hensen and Alwina Knorr and Sarah Kajari-Schroder and Rolf Brendel",
note = "Acknowledgements: The authors would like to thank A. Albu and Dr. W. Appel at IMS CHIPS for epitaxial depositions. They would also like to thank Dr. B. Lim for valuable help with the boron–oxygen analysis and Dr. R. Niepelt for the profilometric mappings. Furthermore, they would like to thank Dr. E. Garralaga Rojas, Dr. F. Haase, M. Nese, Dr. D. Nilsen Wright, and Dr. A. Bentzen for fruitful discussions. ",
year = "2016",
month = may,
doi = "10.1109/JPHOTOV.2016.2545406",
language = "English",
volume = "6",
pages = "783--790",
journal = "IEEE journal of photovoltaics",
issn = "2156-3381",
publisher = "IEEE Electron Devices Society",
number = "3",

}

Download

TY - JOUR

T1 - Reuse of Substrate Wafers for the Porous Silicon Layer Transfer

AU - Steckenreiter, Verena

AU - Hensen, Jan

AU - Knorr, Alwina

AU - Kajari-Schroder, Sarah

AU - Brendel, Rolf

N1 - Acknowledgements: The authors would like to thank A. Albu and Dr. W. Appel at IMS CHIPS for epitaxial depositions. They would also like to thank Dr. B. Lim for valuable help with the boron–oxygen analysis and Dr. R. Niepelt for the profilometric mappings. Furthermore, they would like to thank Dr. E. Garralaga Rojas, Dr. F. Haase, M. Nese, Dr. D. Nilsen Wright, and Dr. A. Bentzen for fruitful discussions.

PY - 2016/5

Y1 - 2016/5

N2 - The reuse of the silicon substrate is a key component in the kerfless-porous-silicon-based wafering process. Starting with a boron-doped p+-type substrate, a porous double layer is created, reorganized in a hydrogen bake, and then serves as a substrate for silicon homoepitaxy. After lift-off, the silicon substrate is wet chemically reconditioned and reporosified to serve again as a substrate for epitaxial layer deposition. We reduce the substrate consumption per cycle to 5 ± 0.3 μm/side and demonstrate 14 uses on a 6-in wafer. We investigate the impact of the reuse sequence on the epitaxial layer quality by carrier lifetime measurements. Starting with the third reuse, a pattern becomes visible in lifetime mappings. We observe a degradation of the minority carrier lifetime from 15 to 7 μs after 13 reuses.

AB - The reuse of the silicon substrate is a key component in the kerfless-porous-silicon-based wafering process. Starting with a boron-doped p+-type substrate, a porous double layer is created, reorganized in a hydrogen bake, and then serves as a substrate for silicon homoepitaxy. After lift-off, the silicon substrate is wet chemically reconditioned and reporosified to serve again as a substrate for epitaxial layer deposition. We reduce the substrate consumption per cycle to 5 ± 0.3 μm/side and demonstrate 14 uses on a 6-in wafer. We investigate the impact of the reuse sequence on the epitaxial layer quality by carrier lifetime measurements. Starting with the third reuse, a pattern becomes visible in lifetime mappings. We observe a degradation of the minority carrier lifetime from 15 to 7 μs after 13 reuses.

KW - Carrier lifetime

KW - epitaxial layer

KW - layer transfer

KW - porous silicon (PSI) process

KW - Substrate reuse

UR - http://www.scopus.com/inward/record.url?scp=84979724287&partnerID=8YFLogxK

U2 - 10.1109/JPHOTOV.2016.2545406

DO - 10.1109/JPHOTOV.2016.2545406

M3 - Article

AN - SCOPUS:84979724287

VL - 6

SP - 783

EP - 790

JO - IEEE journal of photovoltaics

JF - IEEE journal of photovoltaics

SN - 2156-3381

IS - 3

M1 - 7452343

ER -