Performance management and optimization of semiconductor design projects

Research output: Chapter in book/report/conference proceedingConference contributionResearchpeer review

Authors

  • Neele Hinrichs
  • Markus Olbrich
  • Erich Barke

Research Organisations

View graph of relations

Details

Original languageEnglish
Title of host publicationIAENG Transactions on Engineering Technologies, Volume 4 - Special Edition of the World Congress on Engineering and Computer Science
Pages413-427
Number of pages15
Publication statusPublished - 2010
EventInternational Conference on Advances in Engineering Technologies - San Francisco, CA, United States
Duration: 20 Oct 200922 Oct 2009

Publication series

NameAIP Conference Proceedings
Volume1247
ISSN (Print)0094-243X
ISSN (electronic)1551-7616

Abstract

The semiconductor industry is characterized by fast technological changes and small time-to-market windows. Improving productivity is the key factor to stand up to the competitors and thus successfully persist in the market. In this paper a Performance Management System for analyzing, optimizing and evaluating chip design projects is presented. A task graph representation is used to optimize the design process regarding time, cost and workload of resources. Key Performance Indicators are defined in the main areas cost, profit, resources, process and technical output to appraise the project.

Keywords

    chip design, performance management, sensitivity, task graph

ASJC Scopus subject areas

Cite this

Performance management and optimization of semiconductor design projects. / Hinrichs, Neele; Olbrich, Markus; Barke, Erich.
IAENG Transactions on Engineering Technologies, Volume 4 - Special Edition of the World Congress on Engineering and Computer Science. 2010. p. 413-427 (AIP Conference Proceedings; Vol. 1247).

Research output: Chapter in book/report/conference proceedingConference contributionResearchpeer review

Hinrichs, N, Olbrich, M & Barke, E 2010, Performance management and optimization of semiconductor design projects. in IAENG Transactions on Engineering Technologies, Volume 4 - Special Edition of the World Congress on Engineering and Computer Science. AIP Conference Proceedings, vol. 1247, pp. 413-427, International Conference on Advances in Engineering Technologies, San Francisco, CA, United States, 20 Oct 2009. https://doi.org/10.1063/1.3460248
Hinrichs, N., Olbrich, M., & Barke, E. (2010). Performance management and optimization of semiconductor design projects. In IAENG Transactions on Engineering Technologies, Volume 4 - Special Edition of the World Congress on Engineering and Computer Science (pp. 413-427). (AIP Conference Proceedings; Vol. 1247). https://doi.org/10.1063/1.3460248
Hinrichs N, Olbrich M, Barke E. Performance management and optimization of semiconductor design projects. In IAENG Transactions on Engineering Technologies, Volume 4 - Special Edition of the World Congress on Engineering and Computer Science. 2010. p. 413-427. (AIP Conference Proceedings). doi: 10.1063/1.3460248
Hinrichs, Neele ; Olbrich, Markus ; Barke, Erich. / Performance management and optimization of semiconductor design projects. IAENG Transactions on Engineering Technologies, Volume 4 - Special Edition of the World Congress on Engineering and Computer Science. 2010. pp. 413-427 (AIP Conference Proceedings).
Download
@inproceedings{b9a14b545670482f8cdc4abe39142c97,
title = "Performance management and optimization of semiconductor design projects",
abstract = "The semiconductor industry is characterized by fast technological changes and small time-to-market windows. Improving productivity is the key factor to stand up to the competitors and thus successfully persist in the market. In this paper a Performance Management System for analyzing, optimizing and evaluating chip design projects is presented. A task graph representation is used to optimize the design process regarding time, cost and workload of resources. Key Performance Indicators are defined in the main areas cost, profit, resources, process and technical output to appraise the project.",
keywords = "chip design, performance management, sensitivity, task graph",
author = "Neele Hinrichs and Markus Olbrich and Erich Barke",
note = "Copyright: Copyright 2012 Elsevier B.V., All rights reserved.; International Conference on Advances in Engineering Technologies ; Conference date: 20-10-2009 Through 22-10-2009",
year = "2010",
doi = "10.1063/1.3460248",
language = "English",
isbn = "9780735407947",
series = "AIP Conference Proceedings",
pages = "413--427",
booktitle = "IAENG Transactions on Engineering Technologies, Volume 4 - Special Edition of the World Congress on Engineering and Computer Science",

}

Download

TY - GEN

T1 - Performance management and optimization of semiconductor design projects

AU - Hinrichs, Neele

AU - Olbrich, Markus

AU - Barke, Erich

N1 - Copyright: Copyright 2012 Elsevier B.V., All rights reserved.

PY - 2010

Y1 - 2010

N2 - The semiconductor industry is characterized by fast technological changes and small time-to-market windows. Improving productivity is the key factor to stand up to the competitors and thus successfully persist in the market. In this paper a Performance Management System for analyzing, optimizing and evaluating chip design projects is presented. A task graph representation is used to optimize the design process regarding time, cost and workload of resources. Key Performance Indicators are defined in the main areas cost, profit, resources, process and technical output to appraise the project.

AB - The semiconductor industry is characterized by fast technological changes and small time-to-market windows. Improving productivity is the key factor to stand up to the competitors and thus successfully persist in the market. In this paper a Performance Management System for analyzing, optimizing and evaluating chip design projects is presented. A task graph representation is used to optimize the design process regarding time, cost and workload of resources. Key Performance Indicators are defined in the main areas cost, profit, resources, process and technical output to appraise the project.

KW - chip design

KW - performance management

KW - sensitivity

KW - task graph

UR - http://www.scopus.com/inward/record.url?scp=77955808764&partnerID=8YFLogxK

U2 - 10.1063/1.3460248

DO - 10.1063/1.3460248

M3 - Conference contribution

AN - SCOPUS:77955808764

SN - 9780735407947

T3 - AIP Conference Proceedings

SP - 413

EP - 427

BT - IAENG Transactions on Engineering Technologies, Volume 4 - Special Edition of the World Congress on Engineering and Computer Science

T2 - International Conference on Advances in Engineering Technologies

Y2 - 20 October 2009 through 22 October 2009

ER -