Details
| Original language | English |
|---|---|
| Title of host publication | ICSTE 2010 - 2010 2nd International Conference on Software Technology and Engineering, Proceedings |
| Pages | V1116-V1120 |
| Publication status | Published - 2010 |
| Event | 2010 2nd International Conference on Software Technology and Engineering, ICSTE 2010 - San Juan, PR, United States Duration: 3 Oct 2010 → 5 Oct 2010 |
Publication series
| Name | ICSTE 2010 - 2010 2nd International Conference on Software Technology and Engineering, Proceedings |
|---|---|
| Volume | 1 |
Abstract
The semiconductor industry is characterized by highly progressive and complex products. Fast technological change and improvement lead to increasing complexity of the design process which makes project scheduling and resource management more and more challenging. The variety of influencing factors makes it complicated to predict the main parameters affecting the project success. In our approach a task graph is generated automatically from design process data to clarify the dependencies between the activities. In a second step, the process and the allocation of resources are optimized and evaluated regarding main objectives as time and cost.
Keywords
- Chip design process, Optimization, Performance measurement, Resource allocation, Scheduling, Task graph
ASJC Scopus subject areas
- Computer Science(all)
- Software
Cite this
- Standard
- Harvard
- Apa
- Vancouver
- BibTeX
- RIS
ICSTE 2010 - 2010 2nd International Conference on Software Technology and Engineering, Proceedings. 2010. p. V1116-V1120 5608900 (ICSTE 2010 - 2010 2nd International Conference on Software Technology and Engineering, Proceedings; Vol. 1).
Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review
}
TY - GEN
T1 - Optimization of chip design processes using task graphs
AU - Hinrichs, Neele
AU - Olbrich, Markus
AU - Barke, Erich
N1 - Copyright: Copyright 2011 Elsevier B.V., All rights reserved.
PY - 2010
Y1 - 2010
N2 - The semiconductor industry is characterized by highly progressive and complex products. Fast technological change and improvement lead to increasing complexity of the design process which makes project scheduling and resource management more and more challenging. The variety of influencing factors makes it complicated to predict the main parameters affecting the project success. In our approach a task graph is generated automatically from design process data to clarify the dependencies between the activities. In a second step, the process and the allocation of resources are optimized and evaluated regarding main objectives as time and cost.
AB - The semiconductor industry is characterized by highly progressive and complex products. Fast technological change and improvement lead to increasing complexity of the design process which makes project scheduling and resource management more and more challenging. The variety of influencing factors makes it complicated to predict the main parameters affecting the project success. In our approach a task graph is generated automatically from design process data to clarify the dependencies between the activities. In a second step, the process and the allocation of resources are optimized and evaluated regarding main objectives as time and cost.
KW - Chip design process
KW - Optimization
KW - Performance measurement
KW - Resource allocation
KW - Scheduling
KW - Task graph
UR - http://www.scopus.com/inward/record.url?scp=78650006701&partnerID=8YFLogxK
U2 - 10.1109/ICSTE.2010.5608900
DO - 10.1109/ICSTE.2010.5608900
M3 - Conference contribution
AN - SCOPUS:78650006701
SN - 9781424486656
T3 - ICSTE 2010 - 2010 2nd International Conference on Software Technology and Engineering, Proceedings
SP - V1116-V1120
BT - ICSTE 2010 - 2010 2nd International Conference on Software Technology and Engineering, Proceedings
T2 - 2010 2nd International Conference on Software Technology and Engineering, ICSTE 2010
Y2 - 3 October 2010 through 5 October 2010
ER -