Next generation on-board SAR processor for compact airborne systems

Research output: Contribution to conferencePaperResearchpeer review

Authors

  • N. Nolte
  • C. Simon-Klar
  • S. Langemeyer
  • M. Kirscht
  • P. Pirsch

External Research Organisations

  • Airbus Group
View graph of relations

Details

Original languageEnglish
Pages1514-1517
Number of pages4
Publication statusPublished - 2004
Event2004 IEEE International Geoscience and Remote Sensing Symposium: Science for Society: Exploring and Managing a Changing Planet. IGARSS 2004 - Anchorage, AK, United States
Duration: 20 Sept 200424 Sept 2004

Conference

Conference2004 IEEE International Geoscience and Remote Sensing Symposium: Science for Society: Exploring and Managing a Changing Planet. IGARSS 2004
Country/TerritoryUnited States
CityAnchorage, AK
Period20 Sept 200424 Sept 2004

Abstract

A new generation of on-board SAR processors for compact airborne systems is presented, which is currently under development at the Laboratorium für Informationstechnologie (LfI), Universität Hannover. The processor uses the ωwk-algorithm (also known as wavenumber domain algorithm) and features region of interest support and source coding of the SAR images for further reduction of the output data rate. This is important for data transmission via radio data links. The hardware architecture of the SAR processor is based on the HiBRID-SoC, a new signal processor with three fully programmable cores. This SoC allows the mapping of the whole SAR processing chain to a single chip. This reduces the number of hardware components, which is important for the realization of compact and power efficient hardware design.

ASJC Scopus subject areas

Cite this

Next generation on-board SAR processor for compact airborne systems. / Nolte, N.; Simon-Klar, C.; Langemeyer, S. et al.
2004. 1514-1517 Paper presented at 2004 IEEE International Geoscience and Remote Sensing Symposium: Science for Society: Exploring and Managing a Changing Planet. IGARSS 2004, Anchorage, AK, United States.

Research output: Contribution to conferencePaperResearchpeer review

Nolte, N, Simon-Klar, C, Langemeyer, S, Kirscht, M & Pirsch, P 2004, 'Next generation on-board SAR processor for compact airborne systems', Paper presented at 2004 IEEE International Geoscience and Remote Sensing Symposium: Science for Society: Exploring and Managing a Changing Planet. IGARSS 2004, Anchorage, AK, United States, 20 Sept 2004 - 24 Sept 2004 pp. 1514-1517.
Nolte, N., Simon-Klar, C., Langemeyer, S., Kirscht, M., & Pirsch, P. (2004). Next generation on-board SAR processor for compact airborne systems. 1514-1517. Paper presented at 2004 IEEE International Geoscience and Remote Sensing Symposium: Science for Society: Exploring and Managing a Changing Planet. IGARSS 2004, Anchorage, AK, United States.
Nolte N, Simon-Klar C, Langemeyer S, Kirscht M, Pirsch P. Next generation on-board SAR processor for compact airborne systems. 2004. Paper presented at 2004 IEEE International Geoscience and Remote Sensing Symposium: Science for Society: Exploring and Managing a Changing Planet. IGARSS 2004, Anchorage, AK, United States.
Nolte, N. ; Simon-Klar, C. ; Langemeyer, S. et al. / Next generation on-board SAR processor for compact airborne systems. Paper presented at 2004 IEEE International Geoscience and Remote Sensing Symposium: Science for Society: Exploring and Managing a Changing Planet. IGARSS 2004, Anchorage, AK, United States.4 p.
Download
@conference{a0190092eaca4d30a5a24e42be30549f,
title = "Next generation on-board SAR processor for compact airborne systems",
abstract = "A new generation of on-board SAR processors for compact airborne systems is presented, which is currently under development at the Laboratorium f{\"u}r Informationstechnologie (LfI), Universit{\"a}t Hannover. The processor uses the ωwk-algorithm (also known as wavenumber domain algorithm) and features region of interest support and source coding of the SAR images for further reduction of the output data rate. This is important for data transmission via radio data links. The hardware architecture of the SAR processor is based on the HiBRID-SoC, a new signal processor with three fully programmable cores. This SoC allows the mapping of the whole SAR processing chain to a single chip. This reduces the number of hardware components, which is important for the realization of compact and power efficient hardware design.",
author = "N. Nolte and C. Simon-Klar and S. Langemeyer and M. Kirscht and P. Pirsch",
year = "2004",
language = "English",
pages = "1514--1517",
note = "2004 IEEE International Geoscience and Remote Sensing Symposium: Science for Society: Exploring and Managing a Changing Planet. IGARSS 2004 ; Conference date: 20-09-2004 Through 24-09-2004",

}

Download

TY - CONF

T1 - Next generation on-board SAR processor for compact airborne systems

AU - Nolte, N.

AU - Simon-Klar, C.

AU - Langemeyer, S.

AU - Kirscht, M.

AU - Pirsch, P.

PY - 2004

Y1 - 2004

N2 - A new generation of on-board SAR processors for compact airborne systems is presented, which is currently under development at the Laboratorium für Informationstechnologie (LfI), Universität Hannover. The processor uses the ωwk-algorithm (also known as wavenumber domain algorithm) and features region of interest support and source coding of the SAR images for further reduction of the output data rate. This is important for data transmission via radio data links. The hardware architecture of the SAR processor is based on the HiBRID-SoC, a new signal processor with three fully programmable cores. This SoC allows the mapping of the whole SAR processing chain to a single chip. This reduces the number of hardware components, which is important for the realization of compact and power efficient hardware design.

AB - A new generation of on-board SAR processors for compact airborne systems is presented, which is currently under development at the Laboratorium für Informationstechnologie (LfI), Universität Hannover. The processor uses the ωwk-algorithm (also known as wavenumber domain algorithm) and features region of interest support and source coding of the SAR images for further reduction of the output data rate. This is important for data transmission via radio data links. The hardware architecture of the SAR processor is based on the HiBRID-SoC, a new signal processor with three fully programmable cores. This SoC allows the mapping of the whole SAR processing chain to a single chip. This reduces the number of hardware components, which is important for the realization of compact and power efficient hardware design.

UR - http://www.scopus.com/inward/record.url?scp=15944399445&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:15944399445

SP - 1514

EP - 1517

T2 - 2004 IEEE International Geoscience and Remote Sensing Symposium: Science for Society: Exploring and Managing a Changing Planet. IGARSS 2004

Y2 - 20 September 2004 through 24 September 2004

ER -