Details
Original language | English |
---|---|
Title of host publication | 2006 IEEE International Conference on Reconfigurable Computing and FPGA's (ReConFig 2006) |
Publisher | Institute of Electrical and Electronics Engineers Inc. |
Pages | 252-261 |
Number of pages | 10 |
ISBN (print) | 1-4244-0689-7 |
Publication status | Published - 12 Feb 2007 |
Externally published | Yes |
Event | 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006 - San Luis Potosi, Mexico Duration: 20 Sept 2006 → 22 Sept 2006 |
Abstract
Advances in semiconductor technology and ever growing complexity of modern digital systems facilitate the design of novel architectures integrating former self-contained architecture blocks on one die. In this contribution a SoC basically combined of a RISC processor core and an arithmetic oriented eFPGA is modelled, quantitatively analysed and in particular coupling aspects of the eFPGA and the RISC processor core are discussed. These coupling mechanisms are quantitatively evaluated in terms of energy efficiency, area and performance. Furthermore, decisive design parameters for the coupling like the degree of coupling etc. are discussed and compared with other realisations for exemplary operators (DES, median filter).
ASJC Scopus subject areas
- Computer Science(all)
- Hardware and Architecture
- Computer Science(all)
- Software
- Engineering(all)
- Electrical and Electronic Engineering
Sustainable Development Goals
Cite this
- Standard
- Harvard
- Apa
- Vancouver
- BibTeX
- RIS
2006 IEEE International Conference on Reconfigurable Computing and FPGA's (ReConFig 2006). Institute of Electrical and Electronics Engineers Inc., 2007. p. 252-261.
Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review
}
TY - GEN
T1 - Modelling and Quantitative Analysis of Coupling Mechanisms of Programmable Processor Cores and Arithmetic Oriented eFPGA Macros
AU - Von Sydow, T.
AU - Korb, M.
AU - Neumann, B.
AU - Blume, H.
AU - Noll, T. G.
PY - 2007/2/12
Y1 - 2007/2/12
N2 - Advances in semiconductor technology and ever growing complexity of modern digital systems facilitate the design of novel architectures integrating former self-contained architecture blocks on one die. In this contribution a SoC basically combined of a RISC processor core and an arithmetic oriented eFPGA is modelled, quantitatively analysed and in particular coupling aspects of the eFPGA and the RISC processor core are discussed. These coupling mechanisms are quantitatively evaluated in terms of energy efficiency, area and performance. Furthermore, decisive design parameters for the coupling like the degree of coupling etc. are discussed and compared with other realisations for exemplary operators (DES, median filter).
AB - Advances in semiconductor technology and ever growing complexity of modern digital systems facilitate the design of novel architectures integrating former self-contained architecture blocks on one die. In this contribution a SoC basically combined of a RISC processor core and an arithmetic oriented eFPGA is modelled, quantitatively analysed and in particular coupling aspects of the eFPGA and the RISC processor core are discussed. These coupling mechanisms are quantitatively evaluated in terms of energy efficiency, area and performance. Furthermore, decisive design parameters for the coupling like the degree of coupling etc. are discussed and compared with other realisations for exemplary operators (DES, median filter).
UR - http://www.scopus.com/inward/record.url?scp=46449092178&partnerID=8YFLogxK
U2 - 10.1109/RECONF.2006.307777
DO - 10.1109/RECONF.2006.307777
M3 - Conference contribution
AN - SCOPUS:46449092178
SN - 1-4244-0689-7
SP - 252
EP - 261
BT - 2006 IEEE International Conference on Reconfigurable Computing and FPGA's (ReConFig 2006)
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006
Y2 - 20 September 2006 through 22 September 2006
ER -