Implementation and Analysis of the Histograms of Oriented Gradients Algorithm on a Heterogeneous Multicore CPU/GPU Architecture

Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review

Authors

Research Organisations

View graph of relations

Details

Original languageEnglish
Title of host publication2015 IEEE Global Conference on Signal and Information Processing (GlobalSIP)
PublisherIEEE Computer Society
Pages1402-1406
Number of pages5
ISBN (electronic)9781479975914
Publication statusPublished - 25 Feb 2016
EventIEEE Global Conference on Signal and Information Processing, GlobalSIP 2015 - Orlando, United States
Duration: 14 Dec 2015 → 16 Dec 2015

ASJC Scopus subject areas

Cite this

Implementation and Analysis of the Histograms of Oriented Gradients Algorithm on a Heterogeneous Multicore CPU/GPU Architecture. / Arndt, Oliver Jakob; Linde, Tobias; Blume, Holger.
2015 IEEE Global Conference on Signal and Information Processing (GlobalSIP). IEEE Computer Society, 2016. p. 1402-1406.

Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review

Arndt, OJ, Linde, T & Blume, H 2016, Implementation and Analysis of the Histograms of Oriented Gradients Algorithm on a Heterogeneous Multicore CPU/GPU Architecture. in 2015 IEEE Global Conference on Signal and Information Processing (GlobalSIP). IEEE Computer Society, pp. 1402-1406, IEEE Global Conference on Signal and Information Processing, GlobalSIP 2015, Orlando, United States, 14 Dec 2015. https://doi.org/10.1109/GlobalSIP.2015.7418429
Arndt, O. J., Linde, T., & Blume, H. (2016). Implementation and Analysis of the Histograms of Oriented Gradients Algorithm on a Heterogeneous Multicore CPU/GPU Architecture. In 2015 IEEE Global Conference on Signal and Information Processing (GlobalSIP) (pp. 1402-1406). IEEE Computer Society. https://doi.org/10.1109/GlobalSIP.2015.7418429
Arndt OJ, Linde T, Blume H. Implementation and Analysis of the Histograms of Oriented Gradients Algorithm on a Heterogeneous Multicore CPU/GPU Architecture. In 2015 IEEE Global Conference on Signal and Information Processing (GlobalSIP). IEEE Computer Society. 2016. p. 1402-1406 doi: 10.1109/GlobalSIP.2015.7418429
Arndt, Oliver Jakob ; Linde, Tobias ; Blume, Holger. / Implementation and Analysis of the Histograms of Oriented Gradients Algorithm on a Heterogeneous Multicore CPU/GPU Architecture. 2015 IEEE Global Conference on Signal and Information Processing (GlobalSIP). IEEE Computer Society, 2016. pp. 1402-1406
Download
@inproceedings{f965635eb878418fb2dcce6a44667975,
title = "Implementation and Analysis of the Histograms of Oriented Gradients Algorithm on a Heterogeneous Multicore CPU/GPU Architecture",
author = "Arndt, {Oliver Jakob} and Tobias Linde and Holger Blume",
year = "2016",
month = feb,
day = "25",
doi = "10.1109/GlobalSIP.2015.7418429",
language = "English",
pages = "1402--1406",
booktitle = "2015 IEEE Global Conference on Signal and Information Processing (GlobalSIP)",
publisher = "IEEE Computer Society",
address = "United States",
note = "IEEE Global Conference on Signal and Information Processing, GlobalSIP 2015 ; Conference date: 14-12-2015 Through 16-12-2015",

}

Download

TY - GEN

T1 - Implementation and Analysis of the Histograms of Oriented Gradients Algorithm on a Heterogeneous Multicore CPU/GPU Architecture

AU - Arndt, Oliver Jakob

AU - Linde, Tobias

AU - Blume, Holger

PY - 2016/2/25

Y1 - 2016/2/25

UR - http://www.scopus.com/inward/record.url?scp=84964734740&partnerID=8YFLogxK

U2 - 10.1109/GlobalSIP.2015.7418429

DO - 10.1109/GlobalSIP.2015.7418429

M3 - Conference contribution

AN - SCOPUS:84964734740

SP - 1402

EP - 1406

BT - 2015 IEEE Global Conference on Signal and Information Processing (GlobalSIP)

PB - IEEE Computer Society

T2 - IEEE Global Conference on Signal and Information Processing, GlobalSIP 2015

Y2 - 14 December 2015 through 16 December 2015

ER -

By the same author(s)

  1. High Temperature In-Order RISC-V Processor with Heterogeneous Pipeline and Out-of-Order Write-Back Mechanism

    Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review

  2. Ethernet-based lighting-architecture: Image stabilization for high-resolution light functions

    Research output: Contribution to conference › Slides to presentation › Research › peer review

  3. An Intelligent and Efficient Workflow for Path-Oriented 3D Bioprinting of Tubular Scaffolds

    Research output: Contribution to journal › Article › Research › peer review

  4. Sub-Microsecond Time Synchronization for Network-Connected Microcontrollers

    Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review

  5. An Optimized FPGA Implementation of SAR Backprojection Autofocus

    Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review