Hybrid PLL Structure for Improvement of the Dynamic Performance of Grid-Connected Converters

Research output: Chapter in book/report/conference proceedingConference contributionResearchpeer review

View graph of relations

Details

Original languageEnglish
Title of host publicationNEIS 2020
Subtitle of host publicationConference on Sustainable Energy Supply and Energy Storage Systems
PublisherVDE Verlag GmbH
Pages93-98
Number of pages6
ISBN (print)978-3-8007-5359-8
Publication statusPublished - 2020
EventNEIS 2020: 8th Conference on Sustainable Energy Supply and Energy Storage Systems - Hamburg, Germany
Duration: 14 Sept 202015 Sept 2020

Abstract

Within this paper, an improved PLL structure that combines both synchronous reference frame PLL (SRF-PLL) and decoupled double synchronous reference frame PLL (DDSRF-PLL) is presented. This hybrid DDSRF-PLL (HDDSRF-PLL) improves the positive sequence component tracking and leads to a better current response of the converter during transients compared to DDSRF-PLL. In the HDDSRF-PLL the positive sequence component is estimated by a SRF-PLL. The input signal of the SRF-PLL is reduced by the negative sequence component estimated by a DDSRF-PLL. Thus, the delays associated with sequence separation in positive sequence reference frame are avoided. The dynamic performance of the HDDSRF-PLL is validated with voltage drops caused by symmetrical and unsymmetrical short-circuits. The performance of the HDDSRF-PLL is compared with the performance of the DDSRF-PLL.

Keywords

    Decoupled double synchronous reference frame (DDSRF), Fault ride through (FRT), Grid-connected converter, Phase locked loop (PLL), Synchronization

ASJC Scopus subject areas

Sustainable Development Goals

Cite this

Hybrid PLL Structure for Improvement of the Dynamic Performance of Grid-Connected Converters. / Schäkel, N.; Neufeld, A.; Hofmann, L.
NEIS 2020: Conference on Sustainable Energy Supply and Energy Storage Systems. VDE Verlag GmbH, 2020. p. 93-98.

Research output: Chapter in book/report/conference proceedingConference contributionResearchpeer review

Schäkel, N, Neufeld, A & Hofmann, L 2020, Hybrid PLL Structure for Improvement of the Dynamic Performance of Grid-Connected Converters. in NEIS 2020: Conference on Sustainable Energy Supply and Energy Storage Systems. VDE Verlag GmbH, pp. 93-98, NEIS 2020, Hamburg, Germany, 14 Sept 2020. <https://ieeexplore.ieee.org/document/9273341>
Schäkel, N., Neufeld, A., & Hofmann, L. (2020). Hybrid PLL Structure for Improvement of the Dynamic Performance of Grid-Connected Converters. In NEIS 2020: Conference on Sustainable Energy Supply and Energy Storage Systems (pp. 93-98). VDE Verlag GmbH. https://ieeexplore.ieee.org/document/9273341
Schäkel N, Neufeld A, Hofmann L. Hybrid PLL Structure for Improvement of the Dynamic Performance of Grid-Connected Converters. In NEIS 2020: Conference on Sustainable Energy Supply and Energy Storage Systems. VDE Verlag GmbH. 2020. p. 93-98
Schäkel, N. ; Neufeld, A. ; Hofmann, L. / Hybrid PLL Structure for Improvement of the Dynamic Performance of Grid-Connected Converters. NEIS 2020: Conference on Sustainable Energy Supply and Energy Storage Systems. VDE Verlag GmbH, 2020. pp. 93-98
Download
@inproceedings{1b37d03b4f82497083a8ead154a40c5c,
title = "Hybrid PLL Structure for Improvement of the Dynamic Performance of Grid-Connected Converters",
abstract = "Within this paper, an improved PLL structure that combines both synchronous reference frame PLL (SRF-PLL) and decoupled double synchronous reference frame PLL (DDSRF-PLL) is presented. This hybrid DDSRF-PLL (HDDSRF-PLL) improves the positive sequence component tracking and leads to a better current response of the converter during transients compared to DDSRF-PLL. In the HDDSRF-PLL the positive sequence component is estimated by a SRF-PLL. The input signal of the SRF-PLL is reduced by the negative sequence component estimated by a DDSRF-PLL. Thus, the delays associated with sequence separation in positive sequence reference frame are avoided. The dynamic performance of the HDDSRF-PLL is validated with voltage drops caused by symmetrical and unsymmetrical short-circuits. The performance of the HDDSRF-PLL is compared with the performance of the DDSRF-PLL.",
keywords = "Decoupled double synchronous reference frame (DDSRF), Fault ride through (FRT), Grid-connected converter, Phase locked loop (PLL), Synchronization",
author = "N. Sch{\"a}kel and A. Neufeld and L. Hofmann",
year = "2020",
language = "English",
isbn = "978-3-8007-5359-8",
pages = "93--98",
booktitle = "NEIS 2020",
publisher = "VDE Verlag GmbH",
address = "Germany",
note = "NEIS 2020 : 8th Conference on Sustainable Energy Supply and Energy Storage Systems ; Conference date: 14-09-2020 Through 15-09-2020",

}

Download

TY - GEN

T1 - Hybrid PLL Structure for Improvement of the Dynamic Performance of Grid-Connected Converters

AU - Schäkel, N.

AU - Neufeld, A.

AU - Hofmann, L.

PY - 2020

Y1 - 2020

N2 - Within this paper, an improved PLL structure that combines both synchronous reference frame PLL (SRF-PLL) and decoupled double synchronous reference frame PLL (DDSRF-PLL) is presented. This hybrid DDSRF-PLL (HDDSRF-PLL) improves the positive sequence component tracking and leads to a better current response of the converter during transients compared to DDSRF-PLL. In the HDDSRF-PLL the positive sequence component is estimated by a SRF-PLL. The input signal of the SRF-PLL is reduced by the negative sequence component estimated by a DDSRF-PLL. Thus, the delays associated with sequence separation in positive sequence reference frame are avoided. The dynamic performance of the HDDSRF-PLL is validated with voltage drops caused by symmetrical and unsymmetrical short-circuits. The performance of the HDDSRF-PLL is compared with the performance of the DDSRF-PLL.

AB - Within this paper, an improved PLL structure that combines both synchronous reference frame PLL (SRF-PLL) and decoupled double synchronous reference frame PLL (DDSRF-PLL) is presented. This hybrid DDSRF-PLL (HDDSRF-PLL) improves the positive sequence component tracking and leads to a better current response of the converter during transients compared to DDSRF-PLL. In the HDDSRF-PLL the positive sequence component is estimated by a SRF-PLL. The input signal of the SRF-PLL is reduced by the negative sequence component estimated by a DDSRF-PLL. Thus, the delays associated with sequence separation in positive sequence reference frame are avoided. The dynamic performance of the HDDSRF-PLL is validated with voltage drops caused by symmetrical and unsymmetrical short-circuits. The performance of the HDDSRF-PLL is compared with the performance of the DDSRF-PLL.

KW - Decoupled double synchronous reference frame (DDSRF)

KW - Fault ride through (FRT)

KW - Grid-connected converter

KW - Phase locked loop (PLL)

KW - Synchronization

UR - http://www.scopus.com/inward/record.url?scp=85098641945&partnerID=8YFLogxK

M3 - Conference contribution

SN - 978-3-8007-5359-8

SP - 93

EP - 98

BT - NEIS 2020

PB - VDE Verlag GmbH

T2 - NEIS 2020

Y2 - 14 September 2020 through 15 September 2020

ER -

By the same author(s)