HLS-based FPGA Implementation of a Predictive Block-based Motion Estimation Algorithm - A Field Report

Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review

Authors

  • Gregor Schewior
  • Christian Zahl
  • Holger Blume
  • Stefan Wonneberger
  • Jan Effertz

Research Organisations

External Research Organisations

  • Volkswagen AG
View graph of relations

Details

Original languageEnglish
Title of host publicationProceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing
Subtitle of host publicationDASIP
EditorsAna Pinzari, Adam Morawiec
PublisherIEEE Computer Society
ISBN (electronic)9791092279054, 979-10-92279-06-1
Publication statusPublished - 1 Jun 2015
Event2014 Conference on Design and Architectures for Signal and Image Processing, DASIP 2014 - Madrid, Spain
Duration: 8 Oct 2014 → 10 Oct 2014
Conference number: 8

ASJC Scopus subject areas

Cite this

HLS-based FPGA Implementation of a Predictive Block-based Motion Estimation Algorithm - A Field Report. / Schewior, Gregor; Zahl, Christian; Blume, Holger et al.
Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing: DASIP. ed. / Ana Pinzari; Adam Morawiec. IEEE Computer Society, 2015.

Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review

Schewior, G, Zahl, C, Blume, H, Wonneberger, S & Effertz, J 2015, HLS-based FPGA Implementation of a Predictive Block-based Motion Estimation Algorithm - A Field Report. in A Pinzari & A Morawiec (eds), Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing: DASIP. IEEE Computer Society, 2014 Conference on Design and Architectures for Signal and Image Processing, DASIP 2014, Madrid, Spain, 8 Oct 2014. https://doi.org/10.1109/DASIP.2014.7115633
Schewior, G., Zahl, C., Blume, H., Wonneberger, S., & Effertz, J. (2015). HLS-based FPGA Implementation of a Predictive Block-based Motion Estimation Algorithm - A Field Report. In A. Pinzari, & A. Morawiec (Eds.), Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing: DASIP IEEE Computer Society. https://doi.org/10.1109/DASIP.2014.7115633
Schewior G, Zahl C, Blume H, Wonneberger S, Effertz J. HLS-based FPGA Implementation of a Predictive Block-based Motion Estimation Algorithm - A Field Report. In Pinzari A, Morawiec A, editors, Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing: DASIP. IEEE Computer Society. 2015 doi: 10.1109/DASIP.2014.7115633
Schewior, Gregor ; Zahl, Christian ; Blume, Holger et al. / HLS-based FPGA Implementation of a Predictive Block-based Motion Estimation Algorithm - A Field Report. Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing: DASIP. editor / Ana Pinzari ; Adam Morawiec. IEEE Computer Society, 2015.
Download
@inproceedings{4cf1b41dd9da4df59d21e34f49b725bf,
title = "HLS-based FPGA Implementation of a Predictive Block-based Motion Estimation Algorithm - A Field Report",
author = "Gregor Schewior and Christian Zahl and Holger Blume and Stefan Wonneberger and Jan Effertz",
year = "2015",
month = jun,
day = "1",
doi = "10.1109/DASIP.2014.7115633",
language = "English",
editor = "Ana Pinzari and Adam Morawiec",
booktitle = "Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing",
publisher = "IEEE Computer Society",
address = "United States",
note = "2014 Conference on Design and Architectures for Signal and Image Processing, DASIP 2014, DASIP ; Conference date: 08-10-2014 Through 10-10-2014",

}

Download

TY - GEN

T1 - HLS-based FPGA Implementation of a Predictive Block-based Motion Estimation Algorithm - A Field Report

AU - Schewior, Gregor

AU - Zahl, Christian

AU - Blume, Holger

AU - Wonneberger, Stefan

AU - Effertz, Jan

N1 - Conference code: 8

PY - 2015/6/1

Y1 - 2015/6/1

UR - http://www.scopus.com/inward/record.url?scp=84942274753&partnerID=8YFLogxK

U2 - 10.1109/DASIP.2014.7115633

DO - 10.1109/DASIP.2014.7115633

M3 - Conference contribution

AN - SCOPUS:84942274753

BT - Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing

A2 - Pinzari, Ana

A2 - Morawiec, Adam

PB - IEEE Computer Society

T2 - 2014 Conference on Design and Architectures for Signal and Image Processing, DASIP 2014

Y2 - 8 October 2014 through 10 October 2014

ER -

By the same author(s)

  1. High Temperature In-Order RISC-V Processor with Heterogeneous Pipeline and Out-of-Order Write-Back Mechanism

    Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review

  2. Ethernet-based lighting-architecture: Image stabilization for high-resolution light functions

    Research output: Contribution to conference › Slides to presentation › Research › peer review

  3. An Intelligent and Efficient Workflow for Path-Oriented 3D Bioprinting of Tubular Scaffolds

    Research output: Contribution to journal › Article › Research › peer review

  4. Sub-Microsecond Time Synchronization for Network-Connected Microcontrollers

    Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review

  5. An Optimized FPGA Implementation of SAR Backprojection Autofocus

    Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review