FPGA emulation methodology for fast and accurate power estimation of embedded processors

Research output: Contribution to journalArticleResearchpeer review

Authors

Research Organisations

View graph of relations

Details

Original languageEnglish
Pages (from-to)14-25
Number of pages12
JournalJournal of Systems Architecture
Volume77
Publication statusPublished - 24 Dec 2016

Keywords

    Methodology, Power emulation, Power estimation, Processors

ASJC Scopus subject areas

Cite this

FPGA emulation methodology for fast and accurate power estimation of embedded processors. / Hesselbarth, S.; Schewior, G.; Blume, H.
In: Journal of Systems Architecture, Vol. 77, 24.12.2016, p. 14-25.

Research output: Contribution to journalArticleResearchpeer review

Hesselbarth S, Schewior G, Blume H. FPGA emulation methodology for fast and accurate power estimation of embedded processors. Journal of Systems Architecture. 2016 Dec 24;77:14-25. doi: 10.1016/j.sysarc.2016.12.008
Download
@article{46ae029da32a42a8a7a59c7a3945b053,
title = "FPGA emulation methodology for fast and accurate power estimation of embedded processors",
keywords = "Methodology, Power emulation, Power estimation, Processors",
author = "S. Hesselbarth and G. Schewior and H. Blume",
year = "2016",
month = dec,
day = "24",
doi = "10.1016/j.sysarc.2016.12.008",
language = "English",
volume = "77",
pages = "14--25",
journal = "Journal of Systems Architecture",
issn = "1383-7621",
publisher = "Elsevier",

}

Download

TY - JOUR

T1 - FPGA emulation methodology for fast and accurate power estimation of embedded processors

AU - Hesselbarth, S.

AU - Schewior, G.

AU - Blume, H.

PY - 2016/12/24

Y1 - 2016/12/24

KW - Methodology

KW - Power emulation

KW - Power estimation

KW - Processors

U2 - 10.1016/j.sysarc.2016.12.008

DO - 10.1016/j.sysarc.2016.12.008

M3 - Article

AN - SCOPUS:85008485950

VL - 77

SP - 14

EP - 25

JO - Journal of Systems Architecture

JF - Journal of Systems Architecture

SN - 1383-7621

ER -

By the same author(s)