Details
Original language | English |
---|---|
Pages (from-to) | 14-25 |
Number of pages | 12 |
Journal | Journal of Systems Architecture |
Volume | 77 |
Publication status | Published - 24 Dec 2016 |
Keywords
- Methodology, Power emulation, Power estimation, Processors
ASJC Scopus subject areas
- Computer Science(all)
- Software
- Computer Science(all)
- Hardware and Architecture
Cite this
- Standard
- Harvard
- Apa
- Vancouver
- BibTeX
- RIS
In: Journal of Systems Architecture, Vol. 77, 24.12.2016, p. 14-25.
Research output: Contribution to journal › Article › Research › peer review
}
TY - JOUR
T1 - FPGA emulation methodology for fast and accurate power estimation of embedded processors
AU - Hesselbarth, S.
AU - Schewior, G.
AU - Blume, H.
PY - 2016/12/24
Y1 - 2016/12/24
KW - Methodology
KW - Power emulation
KW - Power estimation
KW - Processors
U2 - 10.1016/j.sysarc.2016.12.008
DO - 10.1016/j.sysarc.2016.12.008
M3 - Article
AN - SCOPUS:85008485950
VL - 77
SP - 14
EP - 25
JO - Journal of Systems Architecture
JF - Journal of Systems Architecture
SN - 1383-7621
ER -