Fast global interconnnect driven 3D floorplanning.

Research output: Contribution to conference › Paper › Research › peer review

Authors

  • Artur Quiring
  • Markus Olbrich
  • Erich Barke

Research Organisations

View graph of relations

Details

Original languageUndefined/Unknown
Pages313-318
Publication statusPublished - 2015

Cite this

Fast global interconnnect driven 3D floorplanning. / Quiring, Artur; Olbrich, Markus; Barke, Erich.
2015. 313-318.

Research output: Contribution to conference › Paper › Research › peer review

Quiring A, Olbrich M, Barke E. Fast global interconnnect driven 3D floorplanning.. 2015. doi: 10.1109/VLSI-SOC.2015.7314436
Quiring, Artur ; Olbrich, Markus ; Barke, Erich. / Fast global interconnnect driven 3D floorplanning.
Download
@conference{4622aa685be64e3b8723c8402eaa9ce9,
title = "Fast global interconnnect driven 3D floorplanning.",
author = "Artur Quiring and Markus Olbrich and Erich Barke",
note = "DBLP's bibliographic metadata records provided through http://dblp.org/search/publ/api are distributed under a Creative Commons CC0 1.0 Universal Public Domain Dedication. Although the bibliographic metadata records are provided consistent with CC0 1.0 Dedication, the content described by the metadata records is not. Content may be subject to copyright, rights of privacy, rights of publicity and other restrictions.",
year = "2015",
doi = "10.1109/VLSI-SOC.2015.7314436",
language = "Undefined/Unknown",
pages = "313--318",

}

Download

TY - CONF

T1 - Fast global interconnnect driven 3D floorplanning.

AU - Quiring, Artur

AU - Olbrich, Markus

AU - Barke, Erich

N1 - DBLP's bibliographic metadata records provided through http://dblp.org/search/publ/api are distributed under a Creative Commons CC0 1.0 Universal Public Domain Dedication. Although the bibliographic metadata records are provided consistent with CC0 1.0 Dedication, the content described by the metadata records is not. Content may be subject to copyright, rights of privacy, rights of publicity and other restrictions.

PY - 2015

Y1 - 2015

UR - https://dblp.org/rec/conf/vlsi/QuiringOB15

U2 - 10.1109/VLSI-SOC.2015.7314436

DO - 10.1109/VLSI-SOC.2015.7314436

M3 - Paper

SP - 313

EP - 318

ER -