Fast and Accurate Power Estimation for Application-Specific Instruction Set Processors using FPGA Emulation

Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review

Authors

Research Organisations

View graph of relations

Details

Original languageEnglish
Title of host publicationProceedings of the 2015 Conference on Design and Architectures for Signal and Image Processing
Subtitle of host publicationDASIP
EditorsSophie Cerisier, Adam Morawiec
PublisherIEEE Computer Society
ISBN (electronic)9791092279108
Publication statusPublished - 4 Jan 2016
Event2015 Conference on Design and Architectures for Signal and Image Processing, DASIP - Cracow, Poland
Duration: 23 Sept 2015 → 25 Sept 2015

Keywords

    Emulation, Estimation, Field programmable gate arrays, Hardware, Power demand, Program processors, Registers

ASJC Scopus subject areas

Cite this

Fast and Accurate Power Estimation for Application-Specific Instruction Set Processors using FPGA Emulation. / Hesselbarth, Sebastian; Schewior, Gregor; Blume, Holger.
Proceedings of the 2015 Conference on Design and Architectures for Signal and Image Processing: DASIP . ed. / Sophie Cerisier; Adam Morawiec. IEEE Computer Society, 2016.

Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review

Hesselbarth, S, Schewior, G & Blume, H 2016, Fast and Accurate Power Estimation for Application-Specific Instruction Set Processors using FPGA Emulation. in S Cerisier & A Morawiec (eds), Proceedings of the 2015 Conference on Design and Architectures for Signal and Image Processing: DASIP . IEEE Computer Society, 2015 Conference on Design and Architectures for Signal and Image Processing, DASIP , Cracow, Poland, 23 Sept 2015. https://doi.org/10.1109/DASIP.2015.7367249
Hesselbarth, S., Schewior, G., & Blume, H. (2016). Fast and Accurate Power Estimation for Application-Specific Instruction Set Processors using FPGA Emulation. In S. Cerisier, & A. Morawiec (Eds.), Proceedings of the 2015 Conference on Design and Architectures for Signal and Image Processing: DASIP IEEE Computer Society. https://doi.org/10.1109/DASIP.2015.7367249
Hesselbarth S, Schewior G, Blume H. Fast and Accurate Power Estimation for Application-Specific Instruction Set Processors using FPGA Emulation. In Cerisier S, Morawiec A, editors, Proceedings of the 2015 Conference on Design and Architectures for Signal and Image Processing: DASIP . IEEE Computer Society. 2016 doi: 10.1109/DASIP.2015.7367249
Hesselbarth, Sebastian ; Schewior, Gregor ; Blume, Holger. / Fast and Accurate Power Estimation for Application-Specific Instruction Set Processors using FPGA Emulation. Proceedings of the 2015 Conference on Design and Architectures for Signal and Image Processing: DASIP . editor / Sophie Cerisier ; Adam Morawiec. IEEE Computer Society, 2016.
Download
@inproceedings{1de89e73abcd49e6a936f5510ca8350e,
title = "Fast and Accurate Power Estimation for Application-Specific Instruction Set Processors using FPGA Emulation",
keywords = "Emulation, Estimation, Field programmable gate arrays, Hardware, Power demand, Program processors, Registers",
author = "Sebastian Hesselbarth and Gregor Schewior and Holger Blume",
year = "2016",
month = jan,
day = "4",
doi = "10.1109/DASIP.2015.7367249",
language = "English",
editor = "Sophie Cerisier and Adam Morawiec",
booktitle = "Proceedings of the 2015 Conference on Design and Architectures for Signal and Image Processing",
publisher = "IEEE Computer Society",
address = "United States",
note = "2015 Conference on Design and Architectures for Signal and Image Processing, DASIP ; Conference date: 23-09-2015 Through 25-09-2015",

}

Download

TY - GEN

T1 - Fast and Accurate Power Estimation for Application-Specific Instruction Set Processors using FPGA Emulation

AU - Hesselbarth, Sebastian

AU - Schewior, Gregor

AU - Blume, Holger

PY - 2016/1/4

Y1 - 2016/1/4

KW - Emulation

KW - Estimation

KW - Field programmable gate arrays

KW - Hardware

KW - Power demand

KW - Program processors

KW - Registers

UR - http://www.scopus.com/inward/record.url?scp=84959902902&partnerID=8YFLogxK

U2 - 10.1109/DASIP.2015.7367249

DO - 10.1109/DASIP.2015.7367249

M3 - Conference contribution

AN - SCOPUS:84959902902

BT - Proceedings of the 2015 Conference on Design and Architectures for Signal and Image Processing

A2 - Cerisier, Sophie

A2 - Morawiec, Adam

PB - IEEE Computer Society

T2 - 2015 Conference on Design and Architectures for Signal and Image Processing, DASIP

Y2 - 23 September 2015 through 25 September 2015

ER -

By the same author(s)

  1. An Intelligent and Efficient Workflow for Path-Oriented 3D Bioprinting of Tubular Scaffolds

    Research output: Contribution to journal › Article › Research › peer review

  2. Sub-Microsecond Time Synchronization for Network-Connected Microcontrollers

    Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review

  3. An Optimized FPGA Implementation of SAR Backprojection Autofocus

    Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review

  4. Design Space Exploration of Semantic Segmentation CNN SalsaNext for Constrained Architectures

    Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review

  5. Enhancing a Hearing Aid Processor with ISA Extensions Supporting Flexible Fixed-Point Formats

    Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review