Equilibrium model for buried SiGe strained layers

Research output: Contribution to journalArticleResearchpeer review

Authors

  • A. Fischer
  • H. J. Osten
  • H. Richter

External Research Organisations

  • Leibniz Institute for High Performance Microelectronics (IHP)
View graph of relations

Details

Original languageEnglish
Pages (from-to)869-873
Number of pages5
JournalSolid-State Electronics
Volume44
Issue number5
Early online date20 Mar 2000
Publication statusPublished - 1 May 2000
Externally publishedYes

Abstract

The more refined model proposed here and its experimental verification provides a consistent picture of the complex mechanism for strain relief and defect propagation in Si/SiGe/Si heteroepitaxial stacks used in HBT technology. We have identified and quantified the relevant phenomena to predict the coherency and relaxation behavior of more complicated heteroepitaxial structures and can precisely predict the equilibrium critical thickness for a defect-free Si capped SiGe epilayer on Si substrate. The results allow us to optimize the device design for high x strained layer configurations and to determine the latitude in process margin.

ASJC Scopus subject areas

Cite this

Equilibrium model for buried SiGe strained layers. / Fischer, A.; Osten, H. J.; Richter, H.
In: Solid-State Electronics, Vol. 44, No. 5, 01.05.2000, p. 869-873.

Research output: Contribution to journalArticleResearchpeer review

Fischer A, Osten HJ, Richter H. Equilibrium model for buried SiGe strained layers. Solid-State Electronics. 2000 May 1;44(5):869-873. Epub 2000 Mar 20. doi: 10.1016/S0038-1101(99)00284-1
Fischer, A. ; Osten, H. J. ; Richter, H. / Equilibrium model for buried SiGe strained layers. In: Solid-State Electronics. 2000 ; Vol. 44, No. 5. pp. 869-873.
Download
@article{13493e782d8848fab14871353ee9b062,
title = "Equilibrium model for buried SiGe strained layers",
abstract = "The more refined model proposed here and its experimental verification provides a consistent picture of the complex mechanism for strain relief and defect propagation in Si/SiGe/Si heteroepitaxial stacks used in HBT technology. We have identified and quantified the relevant phenomena to predict the coherency and relaxation behavior of more complicated heteroepitaxial structures and can precisely predict the equilibrium critical thickness for a defect-free Si capped SiGe epilayer on Si substrate. The results allow us to optimize the device design for high x strained layer configurations and to determine the latitude in process margin.",
author = "A. Fischer and Osten, {H. J.} and H. Richter",
year = "2000",
month = may,
day = "1",
doi = "10.1016/S0038-1101(99)00284-1",
language = "English",
volume = "44",
pages = "869--873",
journal = "Solid-State Electronics",
issn = "0038-1101",
publisher = "Elsevier Ltd.",
number = "5",

}

Download

TY - JOUR

T1 - Equilibrium model for buried SiGe strained layers

AU - Fischer, A.

AU - Osten, H. J.

AU - Richter, H.

PY - 2000/5/1

Y1 - 2000/5/1

N2 - The more refined model proposed here and its experimental verification provides a consistent picture of the complex mechanism for strain relief and defect propagation in Si/SiGe/Si heteroepitaxial stacks used in HBT technology. We have identified and quantified the relevant phenomena to predict the coherency and relaxation behavior of more complicated heteroepitaxial structures and can precisely predict the equilibrium critical thickness for a defect-free Si capped SiGe epilayer on Si substrate. The results allow us to optimize the device design for high x strained layer configurations and to determine the latitude in process margin.

AB - The more refined model proposed here and its experimental verification provides a consistent picture of the complex mechanism for strain relief and defect propagation in Si/SiGe/Si heteroepitaxial stacks used in HBT technology. We have identified and quantified the relevant phenomena to predict the coherency and relaxation behavior of more complicated heteroepitaxial structures and can precisely predict the equilibrium critical thickness for a defect-free Si capped SiGe epilayer on Si substrate. The results allow us to optimize the device design for high x strained layer configurations and to determine the latitude in process margin.

UR - http://www.scopus.com/inward/record.url?scp=0033885090&partnerID=8YFLogxK

U2 - 10.1016/S0038-1101(99)00284-1

DO - 10.1016/S0038-1101(99)00284-1

M3 - Article

AN - SCOPUS:0033885090

VL - 44

SP - 869

EP - 873

JO - Solid-State Electronics

JF - Solid-State Electronics

SN - 0038-1101

IS - 5

ER -