Dynamic Stability of a Closed-Loop Gate Driver Enabling Digitally Controlled Slope Shaping

Research output: Chapter in book/report/conference proceedingConference contributionResearchpeer review

Authors

External Research Organisations

  • Reutlingen University
  • Infineon Technologies AG
View graph of relations

Details

Original languageEnglish
Title of host publication2017 13th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages61-64
Number of pages4
ISBN (electronic)9781509065080
ISBN (print)9781509065097
Publication statusPublished - 2017
Externally publishedYes
Event13th Conference on Ph.D. Research in Microelectronics and Electronics, PRIME 2017 - Giardini Naxos - Taormina, Italy
Duration: 12 Jun 201715 Jun 2017
Conference number: 13

Abstract

A concept for a slope shaping gate driver IC is proposed, used to establish control over the slew rates of current and voltage during the turn-on and turn-off switching transients. It combines the high speed and linearity of a fully-integrated closed-loop analog gate driver, which is able to perform real-time regulation, with the advantages of digital control, like flexibility and parameter independency, operating in a predictive cycle-by-cycle regulation. In this work, the analog gate drive integrated circuit is partitioned into functional blocks and modeled in the small-signal domain, which also includes the non-linearity of parameters. An analytical stability analysis has been performed in order to ensure full functionality of the system controlling a modern generation IGBT and a superjunction MOSFET. Major parameters of influence, such as gate resistor and summing node capacitance, are investigated to achieve stable control. The large-signal behavior, investigated by simulations of a transistor level design, verifies the correct operation of the circuit. Hence, the gate driver can be designed for robust operation.

ASJC Scopus subject areas

Cite this

Dynamic Stability of a Closed-Loop Gate Driver Enabling Digitally Controlled Slope Shaping. / Groeger, Johannes; Wicht, Bernhard; Norling, Karl.
2017 13th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME). Institute of Electrical and Electronics Engineers Inc., 2017. p. 61-64 7974107.

Research output: Chapter in book/report/conference proceedingConference contributionResearchpeer review

Groeger, J, Wicht, B & Norling, K 2017, Dynamic Stability of a Closed-Loop Gate Driver Enabling Digitally Controlled Slope Shaping. in 2017 13th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)., 7974107, Institute of Electrical and Electronics Engineers Inc., pp. 61-64, 13th Conference on Ph.D. Research in Microelectronics and Electronics, PRIME 2017, Giardini Naxos - Taormina, Italy, 12 Jun 2017. https://doi.org/10.1109/PRIME.2017.7974107
Groeger, J., Wicht, B., & Norling, K. (2017). Dynamic Stability of a Closed-Loop Gate Driver Enabling Digitally Controlled Slope Shaping. In 2017 13th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME) (pp. 61-64). Article 7974107 Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/PRIME.2017.7974107
Groeger J, Wicht B, Norling K. Dynamic Stability of a Closed-Loop Gate Driver Enabling Digitally Controlled Slope Shaping. In 2017 13th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME). Institute of Electrical and Electronics Engineers Inc. 2017. p. 61-64. 7974107 doi: 10.1109/PRIME.2017.7974107
Groeger, Johannes ; Wicht, Bernhard ; Norling, Karl. / Dynamic Stability of a Closed-Loop Gate Driver Enabling Digitally Controlled Slope Shaping. 2017 13th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME). Institute of Electrical and Electronics Engineers Inc., 2017. pp. 61-64
Download
@inproceedings{bc442bfeb7444b7b88fd707c6553bb8e,
title = "Dynamic Stability of a Closed-Loop Gate Driver Enabling Digitally Controlled Slope Shaping",
abstract = "A concept for a slope shaping gate driver IC is proposed, used to establish control over the slew rates of current and voltage during the turn-on and turn-off switching transients. It combines the high speed and linearity of a fully-integrated closed-loop analog gate driver, which is able to perform real-time regulation, with the advantages of digital control, like flexibility and parameter independency, operating in a predictive cycle-by-cycle regulation. In this work, the analog gate drive integrated circuit is partitioned into functional blocks and modeled in the small-signal domain, which also includes the non-linearity of parameters. An analytical stability analysis has been performed in order to ensure full functionality of the system controlling a modern generation IGBT and a superjunction MOSFET. Major parameters of influence, such as gate resistor and summing node capacitance, are investigated to achieve stable control. The large-signal behavior, investigated by simulations of a transistor level design, verifies the correct operation of the circuit. Hence, the gate driver can be designed for robust operation.",
author = "Johannes Groeger and Bernhard Wicht and Karl Norling",
note = "Publisher Copyright: {\textcopyright} 2017 IEEE. Copyright: Copyright 2017 Elsevier B.V., All rights reserved.; 13th Conference on Ph.D. Research in Microelectronics and Electronics, PRIME 2017 ; Conference date: 12-06-2017 Through 15-06-2017",
year = "2017",
doi = "10.1109/PRIME.2017.7974107",
language = "English",
isbn = "9781509065097",
pages = "61--64",
booktitle = "2017 13th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",

}

Download

TY - GEN

T1 - Dynamic Stability of a Closed-Loop Gate Driver Enabling Digitally Controlled Slope Shaping

AU - Groeger, Johannes

AU - Wicht, Bernhard

AU - Norling, Karl

N1 - Conference code: 13

PY - 2017

Y1 - 2017

N2 - A concept for a slope shaping gate driver IC is proposed, used to establish control over the slew rates of current and voltage during the turn-on and turn-off switching transients. It combines the high speed and linearity of a fully-integrated closed-loop analog gate driver, which is able to perform real-time regulation, with the advantages of digital control, like flexibility and parameter independency, operating in a predictive cycle-by-cycle regulation. In this work, the analog gate drive integrated circuit is partitioned into functional blocks and modeled in the small-signal domain, which also includes the non-linearity of parameters. An analytical stability analysis has been performed in order to ensure full functionality of the system controlling a modern generation IGBT and a superjunction MOSFET. Major parameters of influence, such as gate resistor and summing node capacitance, are investigated to achieve stable control. The large-signal behavior, investigated by simulations of a transistor level design, verifies the correct operation of the circuit. Hence, the gate driver can be designed for robust operation.

AB - A concept for a slope shaping gate driver IC is proposed, used to establish control over the slew rates of current and voltage during the turn-on and turn-off switching transients. It combines the high speed and linearity of a fully-integrated closed-loop analog gate driver, which is able to perform real-time regulation, with the advantages of digital control, like flexibility and parameter independency, operating in a predictive cycle-by-cycle regulation. In this work, the analog gate drive integrated circuit is partitioned into functional blocks and modeled in the small-signal domain, which also includes the non-linearity of parameters. An analytical stability analysis has been performed in order to ensure full functionality of the system controlling a modern generation IGBT and a superjunction MOSFET. Major parameters of influence, such as gate resistor and summing node capacitance, are investigated to achieve stable control. The large-signal behavior, investigated by simulations of a transistor level design, verifies the correct operation of the circuit. Hence, the gate driver can be designed for robust operation.

UR - http://www.scopus.com/inward/record.url?scp=85027564370&partnerID=8YFLogxK

U2 - 10.1109/PRIME.2017.7974107

DO - 10.1109/PRIME.2017.7974107

M3 - Conference contribution

AN - SCOPUS:85027564370

SN - 9781509065097

SP - 61

EP - 64

BT - 2017 13th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 13th Conference on Ph.D. Research in Microelectronics and Electronics, PRIME 2017

Y2 - 12 June 2017 through 15 June 2017

ER -

By the same author(s)