Details
| Original language | English |
|---|---|
| Title of host publication | 2016 IEEE 30th International Parallel and Distributed Processing Symposium |
| Subtitle of host publication | Program & Proceedings |
| Publisher | Institute of Electrical and Electronics Engineers Inc. |
| Pages | 172-180 |
| Number of pages | 9 |
| ISBN (electronic) | 9781509021406 |
| ISBN (print) | 978-1-5090-3683-7 |
| Publication status | Published - 4 Aug 2016 |
| Event | 2016 IEEE International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2016 - Chicago, United States Duration: 23 May 2016 → 27 May 2016 Conference number: 30 |
Keywords
- FPGA, Organic Computing, Reconfigurable Processor
ASJC Scopus subject areas
- Computer Science(all)
- Computer Networks and Communications
Cite this
- Standard
- Harvard
- Apa
- Vancouver
- BibTeX
- RIS
2016 IEEE 30th International Parallel and Distributed Processing Symposium: Program & Proceedings. Institute of Electrical and Electronics Engineers Inc., 2016. p. 172-180.
Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review
}
TY - GEN
T1 - Dynamic Self-Reconfiguration of a MIPS-Based Soft-Processor Architecture
AU - Nolting, S.
AU - Payá-Vayá, G.
AU - Giesemann, F.
AU - Blume, H.
AU - Niemann, S.
AU - Müeller-Schloer, C.
N1 - Conference code: 30
PY - 2016/8/4
Y1 - 2016/8/4
KW - FPGA
KW - Organic Computing
KW - Reconfigurable Processor
UR - http://www.scopus.com/inward/record.url?scp=84991660822&partnerID=8YFLogxK
U2 - 10.1109/IPDPSW.2016.158
DO - 10.1109/IPDPSW.2016.158
M3 - Conference contribution
AN - SCOPUS:84991660822
SN - 978-1-5090-3683-7
SP - 172
EP - 180
BT - 2016 IEEE 30th International Parallel and Distributed Processing Symposium
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 2016 IEEE International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2016
Y2 - 23 May 2016 through 27 May 2016
ER -