Details
Original language | English |
---|---|
Title of host publication | 3rd International IEEE Northeast Workshop on Circuits and Systems Conference, NEWCAS 2005 |
Pages | 387-390 |
Number of pages | 4 |
Publication status | Published - 2005 |
Event | 3rd International IEEE Northeast Workshop on Circuits and Systems Conference, NEWCAS 2005 - Quebec City, QC, Canada Duration: 19 Jun 2005 → 22 Jun 2005 |
Publication series
Name | 3rd International IEEE Northeast Workshop on Circuits and Systems Conference, NEWCAS 2005 |
---|---|
Volume | 2005 |
Abstract
The consideration of wiring delays becomes increasingly important. In this paper static timing analysis is incorporated into detailed routing for the first time. The novel approach applies the placement of routing patterns using simulated annealing. As a result, our router guarantees the fulfillment of timing constraints by construction.
ASJC Scopus subject areas
- Engineering(all)
- General Engineering
Cite this
- Standard
- Harvard
- Apa
- Vancouver
- BibTeX
- RIS
3rd International IEEE Northeast Workshop on Circuits and Systems Conference, NEWCAS 2005. 2005. p. 387-390 1496696 (3rd International IEEE Northeast Workshop on Circuits and Systems Conference, NEWCAS 2005; Vol. 2005).
Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review
}
TY - GEN
T1 - Detailed routing with integrated static timing analysis applying simulated annealing
AU - Panitz, Philipp
AU - Olbrich, Markus
AU - Barke, Erich
PY - 2005
Y1 - 2005
N2 - The consideration of wiring delays becomes increasingly important. In this paper static timing analysis is incorporated into detailed routing for the first time. The novel approach applies the placement of routing patterns using simulated annealing. As a result, our router guarantees the fulfillment of timing constraints by construction.
AB - The consideration of wiring delays becomes increasingly important. In this paper static timing analysis is incorporated into detailed routing for the first time. The novel approach applies the placement of routing patterns using simulated annealing. As a result, our router guarantees the fulfillment of timing constraints by construction.
UR - http://www.scopus.com/inward/record.url?scp=33745799283&partnerID=8YFLogxK
U2 - 10.1109/NEWCAS.2005.1496696
DO - 10.1109/NEWCAS.2005.1496696
M3 - Conference contribution
AN - SCOPUS:33745799283
SN - 0780389344
SN - 9780780389342
T3 - 3rd International IEEE Northeast Workshop on Circuits and Systems Conference, NEWCAS 2005
SP - 387
EP - 390
BT - 3rd International IEEE Northeast Workshop on Circuits and Systems Conference, NEWCAS 2005
T2 - 3rd International IEEE Northeast Workshop on Circuits and Systems Conference, NEWCAS 2005
Y2 - 19 June 2005 through 22 June 2005
ER -