Degradation behavior in upstream/downstream via test structures

Research output: Contribution to journalArticleResearchpeer review

Authors

External Research Organisations

  • X-FAB Silicon Foundries SE
View graph of relations

Details

Original languageEnglish
Pages (from-to)1724-1728
Number of pages5
JournalMicroelectronics reliability
Volume54
Issue number9-10
Publication statusPublished - 1 Sept 2014

Abstract

The miniaturization process of CMOS components creates new challenges for the development of integrated circuits. Especially the connections with a tungsten via between two metal layers can be a problem. Changes in geometry can bear on reliability problems. For a robust metallization design it is necessary to know, how strong the influence of the tungsten via alignment affects the physical behavior. The lifetime of up- and downstream test structures with different overlaps as well as strong misalignment was determined by measurements. Investigations have shown that the alignments have a noticeable effect on the reliability and performance of test structures. The downstream line shows the expected lifetime behavior. For the upstream line no influence of the misalignment on the lifetime was found. Simulations are taken into account to understand the thermal-electrical and mechanical behavior.

Keywords

    Electromigration, Metallization, Reliability, Simulation

ASJC Scopus subject areas

Cite this

Degradation behavior in upstream/downstream via test structures. / Kludt, J.; Weide-Zaage, K.; Ackermann, M. et al.
In: Microelectronics reliability, Vol. 54, No. 9-10, 01.09.2014, p. 1724-1728.

Research output: Contribution to journalArticleResearchpeer review

Kludt J, Weide-Zaage K, Ackermann M, Hein V, Kovács C. Degradation behavior in upstream/downstream via test structures. Microelectronics reliability. 2014 Sept 1;54(9-10):1724-1728. doi: 10.1016/j.microrel.2014.07.042
Kludt, J. ; Weide-Zaage, K. ; Ackermann, M. et al. / Degradation behavior in upstream/downstream via test structures. In: Microelectronics reliability. 2014 ; Vol. 54, No. 9-10. pp. 1724-1728.
Download
@article{83474a1c9c3d41c69494e485a3830566,
title = "Degradation behavior in upstream/downstream via test structures",
abstract = "The miniaturization process of CMOS components creates new challenges for the development of integrated circuits. Especially the connections with a tungsten via between two metal layers can be a problem. Changes in geometry can bear on reliability problems. For a robust metallization design it is necessary to know, how strong the influence of the tungsten via alignment affects the physical behavior. The lifetime of up- and downstream test structures with different overlaps as well as strong misalignment was determined by measurements. Investigations have shown that the alignments have a noticeable effect on the reliability and performance of test structures. The downstream line shows the expected lifetime behavior. For the upstream line no influence of the misalignment on the lifetime was found. Simulations are taken into account to understand the thermal-electrical and mechanical behavior.",
keywords = "Electromigration, Metallization, Reliability, Simulation",
author = "J. Kludt and K. Weide-Zaage and M. Ackermann and V. Hein and C. Kov{\'a}cs",
note = "Publisher Copyright: {\textcopyright} 2014 Elsevier Ltd. All rights reserved. Copyright: Copyright 2014 Elsevier B.V., All rights reserved.",
year = "2014",
month = sep,
day = "1",
doi = "10.1016/j.microrel.2014.07.042",
language = "English",
volume = "54",
pages = "1724--1728",
journal = "Microelectronics reliability",
issn = "0026-2714",
publisher = "Elsevier Ltd.",
number = "9-10",

}

Download

TY - JOUR

T1 - Degradation behavior in upstream/downstream via test structures

AU - Kludt, J.

AU - Weide-Zaage, K.

AU - Ackermann, M.

AU - Hein, V.

AU - Kovács, C.

N1 - Publisher Copyright: © 2014 Elsevier Ltd. All rights reserved. Copyright: Copyright 2014 Elsevier B.V., All rights reserved.

PY - 2014/9/1

Y1 - 2014/9/1

N2 - The miniaturization process of CMOS components creates new challenges for the development of integrated circuits. Especially the connections with a tungsten via between two metal layers can be a problem. Changes in geometry can bear on reliability problems. For a robust metallization design it is necessary to know, how strong the influence of the tungsten via alignment affects the physical behavior. The lifetime of up- and downstream test structures with different overlaps as well as strong misalignment was determined by measurements. Investigations have shown that the alignments have a noticeable effect on the reliability and performance of test structures. The downstream line shows the expected lifetime behavior. For the upstream line no influence of the misalignment on the lifetime was found. Simulations are taken into account to understand the thermal-electrical and mechanical behavior.

AB - The miniaturization process of CMOS components creates new challenges for the development of integrated circuits. Especially the connections with a tungsten via between two metal layers can be a problem. Changes in geometry can bear on reliability problems. For a robust metallization design it is necessary to know, how strong the influence of the tungsten via alignment affects the physical behavior. The lifetime of up- and downstream test structures with different overlaps as well as strong misalignment was determined by measurements. Investigations have shown that the alignments have a noticeable effect on the reliability and performance of test structures. The downstream line shows the expected lifetime behavior. For the upstream line no influence of the misalignment on the lifetime was found. Simulations are taken into account to understand the thermal-electrical and mechanical behavior.

KW - Electromigration

KW - Metallization

KW - Reliability

KW - Simulation

UR - http://www.scopus.com/inward/record.url?scp=84908501099&partnerID=8YFLogxK

U2 - 10.1016/j.microrel.2014.07.042

DO - 10.1016/j.microrel.2014.07.042

M3 - Article

AN - SCOPUS:84908501099

VL - 54

SP - 1724

EP - 1728

JO - Microelectronics reliability

JF - Microelectronics reliability

SN - 0026-2714

IS - 9-10

ER -

By the same author(s)