Details
| Original language | English |
|---|---|
| Pages (from-to) | 1244-1247 |
| Number of pages | 4 |
| Journal | ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings |
| Volume | 2 |
| Publication status | Published - 1996 |
| Event | 1996 IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP. Part 1 (of 6) - Atlanta, GA, USA Duration: 7 May 1996 → 10 May 1996 |
Abstract
This paper presents a system level design methodology and its implementation as CAD tool for the optimization of video signal processor (VSP) architectures. These VSPs, consisting of dedicated as well as programmable modules, are highly suitable for performing composite schemes of image processing algorithms under real time constraints, whereas the optimization aims at the most suitable combination of dedicated and programmable modules for the overall system. Nevertheless, in order to apply optimization techniques, it is mandatory to estimate a set of performance measures like execution time and area expense for each module in advance. Based on these performance measures estimated for a finite set of dedicated and programmable modules, the optimization can be carried out. By using mixed integer linear programming as optimization framework, VSP architectures can be derived, being optimal in terms of chip area and throughput rate.
ASJC Scopus subject areas
- Computer Science(all)
- Software
- Computer Science(all)
- Signal Processing
- Engineering(all)
- Electrical and Electronic Engineering
Cite this
- Standard
- Harvard
- Apa
- Vancouver
- BibTeX
- RIS
In: ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings, Vol. 2, 1996, p. 1244-1247.
Research output: Contribution to journal › Conference article › Research › peer review
}
TY - JOUR
T1 - CAD tool for the optimization of video signal processor architectures
AU - Kropp, H.
AU - Schwiegershausen, M.
AU - Pirsch, P.
PY - 1996
Y1 - 1996
N2 - This paper presents a system level design methodology and its implementation as CAD tool for the optimization of video signal processor (VSP) architectures. These VSPs, consisting of dedicated as well as programmable modules, are highly suitable for performing composite schemes of image processing algorithms under real time constraints, whereas the optimization aims at the most suitable combination of dedicated and programmable modules for the overall system. Nevertheless, in order to apply optimization techniques, it is mandatory to estimate a set of performance measures like execution time and area expense for each module in advance. Based on these performance measures estimated for a finite set of dedicated and programmable modules, the optimization can be carried out. By using mixed integer linear programming as optimization framework, VSP architectures can be derived, being optimal in terms of chip area and throughput rate.
AB - This paper presents a system level design methodology and its implementation as CAD tool for the optimization of video signal processor (VSP) architectures. These VSPs, consisting of dedicated as well as programmable modules, are highly suitable for performing composite schemes of image processing algorithms under real time constraints, whereas the optimization aims at the most suitable combination of dedicated and programmable modules for the overall system. Nevertheless, in order to apply optimization techniques, it is mandatory to estimate a set of performance measures like execution time and area expense for each module in advance. Based on these performance measures estimated for a finite set of dedicated and programmable modules, the optimization can be carried out. By using mixed integer linear programming as optimization framework, VSP architectures can be derived, being optimal in terms of chip area and throughput rate.
UR - http://www.scopus.com/inward/record.url?scp=0029725687&partnerID=8YFLogxK
M3 - Conference article
AN - SCOPUS:0029725687
VL - 2
SP - 1244
EP - 1247
JO - ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings
JF - ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings
SN - 0736-7791
T2 - 1996 IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP. Part 1 (of 6)
Y2 - 7 May 1996 through 10 May 1996
ER -