Architectures for multimedia signal processing

Research output: Contribution to journalConference articleResearchpeer review

Authors

  • P. Pirsch
View graph of relations

Details

Original languageEnglish
Pages (from-to)1-12
Number of pages12
JournalIEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation
Publication statusPublished - 1999
Event1999 IEEE Workshop on SiGNAL Processing Systems (SiPS 99): 'Design and Implementation' - Taipei, Taiwan
Duration: 20 Oct 199922 Oct 1999

Abstract

Architectural concepts are presented aimed at future multimedia processing schemes. Starting from an analysis of current and future multimedia applications, specific computational requirements are derived. It will be shown that multimedia applications benefit from an exhaustive and flexible exploitation of parallelism. Three architectural concepts - reconfigurable computing, simultaneous multithreading, and associative controlling - are presented, and their potential to increase further the performance on future multimedia applications is investigated.

ASJC Scopus subject areas

Cite this

Architectures for multimedia signal processing. / Pirsch, P.
In: IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation, 1999, p. 1-12.

Research output: Contribution to journalConference articleResearchpeer review

Pirsch, P 1999, 'Architectures for multimedia signal processing', IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation, pp. 1-12.
Pirsch, P. (1999). Architectures for multimedia signal processing. IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation, 1-12.
Pirsch P. Architectures for multimedia signal processing. IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation. 1999;1-12.
Pirsch, P. / Architectures for multimedia signal processing. In: IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation. 1999 ; pp. 1-12.
Download
@article{b1918c217a0344d79aa81d07f83124a5,
title = "Architectures for multimedia signal processing",
abstract = "Architectural concepts are presented aimed at future multimedia processing schemes. Starting from an analysis of current and future multimedia applications, specific computational requirements are derived. It will be shown that multimedia applications benefit from an exhaustive and flexible exploitation of parallelism. Three architectural concepts - reconfigurable computing, simultaneous multithreading, and associative controlling - are presented, and their potential to increase further the performance on future multimedia applications is investigated.",
author = "P. Pirsch",
year = "1999",
language = "English",
pages = "1--12",
note = "1999 IEEE Workshop on SiGNAL Processing Systems (SiPS 99): 'Design and Implementation' ; Conference date: 20-10-1999 Through 22-10-1999",

}

Download

TY - JOUR

T1 - Architectures for multimedia signal processing

AU - Pirsch, P.

PY - 1999

Y1 - 1999

N2 - Architectural concepts are presented aimed at future multimedia processing schemes. Starting from an analysis of current and future multimedia applications, specific computational requirements are derived. It will be shown that multimedia applications benefit from an exhaustive and flexible exploitation of parallelism. Three architectural concepts - reconfigurable computing, simultaneous multithreading, and associative controlling - are presented, and their potential to increase further the performance on future multimedia applications is investigated.

AB - Architectural concepts are presented aimed at future multimedia processing schemes. Starting from an analysis of current and future multimedia applications, specific computational requirements are derived. It will be shown that multimedia applications benefit from an exhaustive and flexible exploitation of parallelism. Three architectural concepts - reconfigurable computing, simultaneous multithreading, and associative controlling - are presented, and their potential to increase further the performance on future multimedia applications is investigated.

UR - http://www.scopus.com/inward/record.url?scp=0033332309&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0033332309

SP - 1

EP - 12

JO - IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation

JF - IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation

SN - 1520-6130

T2 - 1999 IEEE Workshop on SiGNAL Processing Systems (SiPS 99): 'Design and Implementation'

Y2 - 20 October 1999 through 22 October 1999

ER -