Details
| Original language | English |
|---|---|
| Pages (from-to) | 274-281 |
| Number of pages | 8 |
| Journal | Proceedings of the Annual IEEE International Conference on Innovative Systems in Silicon |
| Publication status | Published - 1997 |
| Event | 1997 2nd Annual IEEE International Conference on Innovative Systems in Silicon - Austin, TX, USA Duration: 8 Oct 1997 → 10 Oct 1997 |
Abstract
The architecture of a MIMD-based multiprocessor system for video coding applications is presented. It consists of a number of identical bus-connected processors, each specifically adapted to video coding algorithms and equipped with an embedded DRAM for storage of image data. Each of the images to be processed is statically segmented into rectangular fields, which are distributed among the processors. The processors perform the complete set of coding or decoding tasks on the assigned portion of the image. Because each processor is equipped with sufficient memory for image storage and processing power, no additional external hardware is required. The architecture of each processor and embedded DRAM is designed for large area integration. This allows the implementation of a complex video coding system on a single chip.
ASJC Scopus subject areas
- Computer Science(all)
- Hardware and Architecture
- Engineering(all)
- Electrical and Electronic Engineering
- Physics and Astronomy(all)
- Condensed Matter Physics
Cite this
- Standard
- Harvard
- Apa
- Vancouver
- BibTeX
- RIS
In: Proceedings of the Annual IEEE International Conference on Innovative Systems in Silicon, 1997, p. 274-281.
Research output: Contribution to journal › Conference article › Research › peer review
}
TY - JOUR
T1 - Architecture of a multiprocessor system with embedded DRAM for large area integration
AU - Herrmann, Klaus
AU - Hilgenstock, Joerg
AU - Pirsch, Peter
PY - 1997
Y1 - 1997
N2 - The architecture of a MIMD-based multiprocessor system for video coding applications is presented. It consists of a number of identical bus-connected processors, each specifically adapted to video coding algorithms and equipped with an embedded DRAM for storage of image data. Each of the images to be processed is statically segmented into rectangular fields, which are distributed among the processors. The processors perform the complete set of coding or decoding tasks on the assigned portion of the image. Because each processor is equipped with sufficient memory for image storage and processing power, no additional external hardware is required. The architecture of each processor and embedded DRAM is designed for large area integration. This allows the implementation of a complex video coding system on a single chip.
AB - The architecture of a MIMD-based multiprocessor system for video coding applications is presented. It consists of a number of identical bus-connected processors, each specifically adapted to video coding algorithms and equipped with an embedded DRAM for storage of image data. Each of the images to be processed is statically segmented into rectangular fields, which are distributed among the processors. The processors perform the complete set of coding or decoding tasks on the assigned portion of the image. Because each processor is equipped with sufficient memory for image storage and processing power, no additional external hardware is required. The architecture of each processor and embedded DRAM is designed for large area integration. This allows the implementation of a complex video coding system on a single chip.
UR - http://www.scopus.com/inward/record.url?scp=0031355552&partnerID=8YFLogxK
M3 - Conference article
AN - SCOPUS:0031355552
SP - 274
EP - 281
JO - Proceedings of the Annual IEEE International Conference on Innovative Systems in Silicon
JF - Proceedings of the Annual IEEE International Conference on Innovative Systems in Silicon
SN - 1063-2204
T2 - 1997 2nd Annual IEEE International Conference on Innovative Systems in Silicon
Y2 - 8 October 1997 through 10 October 1997
ER -