Details
Original language | English |
---|---|
Title of host publication | Field Programmable Logic and Applications |
Subtitle of host publication | 9th International Workshop, FPL 1999, Proceedings |
Editors | Patrick Lysaght, James Irvine, Reiner W. Hartenstein |
Publisher | Springer Verlag |
Pages | 333-338 |
Number of pages | 6 |
ISBN (print) | 3540664572, 9783540664574 |
Publication status | Published - 1999 |
Event | 9th International Workshop on Field Programmable Logic and Applications, FPL 1999 - Glasgow, United Kingdom (UK) Duration: 30 Aug 1999 → 1 Sept 1999 |
Publication series
Name | Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) |
---|---|
Volume | 1673 |
ISSN (Print) | 0302-9743 |
ISSN (electronic) | 1611-3349 |
Abstract
A real-time prototyping environment for complete video processing schemes is presented. To realize a real-time processing, a commercial FPGA- based prototyping system is extended by a special video interface, efficient pipelined FPGA macros, and a modified design flow. Reductions of 48% in terms of FPGA resources, and 80% of compilation time are achievable. The feasibility of the prototyping environment is shown for a complete H.263 video codec.
ASJC Scopus subject areas
- Mathematics(all)
- Theoretical Computer Science
- Computer Science(all)
Cite this
- Standard
- Harvard
- Apa
- Vancouver
- BibTeX
- RIS
Field Programmable Logic and Applications : 9th International Workshop, FPL 1999, Proceedings. ed. / Patrick Lysaght; James Irvine; Reiner W. Hartenstein. Springer Verlag, 1999. p. 333-338 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 1673).
Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review
}
TY - GEN
T1 - An FPGA-based prototyping system for real-time verification of video processing schemes
AU - Kropp, Holger
AU - Reuter, Carsten
AU - Wiege, Matthias
AU - Do, Tien Toan
AU - Pirsch, Peter
PY - 1999
Y1 - 1999
N2 - A real-time prototyping environment for complete video processing schemes is presented. To realize a real-time processing, a commercial FPGA- based prototyping system is extended by a special video interface, efficient pipelined FPGA macros, and a modified design flow. Reductions of 48% in terms of FPGA resources, and 80% of compilation time are achievable. The feasibility of the prototyping environment is shown for a complete H.263 video codec.
AB - A real-time prototyping environment for complete video processing schemes is presented. To realize a real-time processing, a commercial FPGA- based prototyping system is extended by a special video interface, efficient pipelined FPGA macros, and a modified design flow. Reductions of 48% in terms of FPGA resources, and 80% of compilation time are achievable. The feasibility of the prototyping environment is shown for a complete H.263 video codec.
UR - http://www.scopus.com/inward/record.url?scp=84889873758&partnerID=8YFLogxK
U2 - 10.1007/978-3-540-48302-1_34
DO - 10.1007/978-3-540-48302-1_34
M3 - Conference contribution
AN - SCOPUS:84889873758
SN - 3540664572
SN - 9783540664574
T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
SP - 333
EP - 338
BT - Field Programmable Logic and Applications
A2 - Lysaght, Patrick
A2 - Irvine, James
A2 - Hartenstein, Reiner W.
PB - Springer Verlag
T2 - 9th International Workshop on Field Programmable Logic and Applications, FPL 1999
Y2 - 30 August 1999 through 1 September 1999
ER -