An FPGA architecture for velocity independent backprojection in FMCW-based SAR systems

Research output: Chapter in book/report/conference proceedingConference contributionResearchpeer review

Authors

Research Organisations

View graph of relations

Details

Original languageEnglish
Title of host publication2016 IEEE International Symposium on Signal Processing and Information Technology (ISSPIT)
PublisherIEEE Computer Society
Pages252-257
Number of pages6
ISBN (electronic)9781509058440
ISBN (print)978-1-5090-5845-7
Publication statusPublished - 27 Mar 2017
Event2016 IEEE International Symposium on Signal Processing and Information Technology, ISSPIT 2016 - Limassol, Cyprus
Duration: 12 Dec 201614 Dec 2016

Keywords

    FMCW, FPGA, GBP, Global-Backprojection, parallelism, SAR, start-stop-approximation, velocity-independent

ASJC Scopus subject areas

Cite this

An FPGA architecture for velocity independent backprojection in FMCW-based SAR systems. / Cholewa, F.; Wielage, M.; Pirsch, P. et al.
2016 IEEE International Symposium on Signal Processing and Information Technology (ISSPIT). IEEE Computer Society, 2017. p. 252-257.

Research output: Chapter in book/report/conference proceedingConference contributionResearchpeer review

Cholewa, F, Wielage, M, Pirsch, P & Blume, H 2017, An FPGA architecture for velocity independent backprojection in FMCW-based SAR systems. in 2016 IEEE International Symposium on Signal Processing and Information Technology (ISSPIT). IEEE Computer Society, pp. 252-257, 2016 IEEE International Symposium on Signal Processing and Information Technology, ISSPIT 2016, Limassol, Cyprus, 12 Dec 2016. https://doi.org/10.1109/ISSPIT.2016.7886044
Cholewa, F., Wielage, M., Pirsch, P., & Blume, H. (2017). An FPGA architecture for velocity independent backprojection in FMCW-based SAR systems. In 2016 IEEE International Symposium on Signal Processing and Information Technology (ISSPIT) (pp. 252-257). IEEE Computer Society. https://doi.org/10.1109/ISSPIT.2016.7886044
Cholewa F, Wielage M, Pirsch P, Blume H. An FPGA architecture for velocity independent backprojection in FMCW-based SAR systems. In 2016 IEEE International Symposium on Signal Processing and Information Technology (ISSPIT). IEEE Computer Society. 2017. p. 252-257 doi: 10.1109/ISSPIT.2016.7886044
Cholewa, F. ; Wielage, M. ; Pirsch, P. et al. / An FPGA architecture for velocity independent backprojection in FMCW-based SAR systems. 2016 IEEE International Symposium on Signal Processing and Information Technology (ISSPIT). IEEE Computer Society, 2017. pp. 252-257
Download
@inproceedings{7eb017a81faf474e8e03bd0fba9c2e38,
title = "An FPGA architecture for velocity independent backprojection in FMCW-based SAR systems",
keywords = "FMCW, FPGA, GBP, Global-Backprojection, parallelism, SAR, start-stop-approximation, velocity-independent",
author = "F. Cholewa and M. Wielage and P. Pirsch and H. Blume",
year = "2017",
month = mar,
day = "27",
doi = "10.1109/ISSPIT.2016.7886044",
language = "English",
isbn = "978-1-5090-5845-7",
pages = "252--257",
booktitle = "2016 IEEE International Symposium on Signal Processing and Information Technology (ISSPIT)",
publisher = "IEEE Computer Society",
address = "United States",
note = "2016 IEEE International Symposium on Signal Processing and Information Technology, ISSPIT 2016 ; Conference date: 12-12-2016 Through 14-12-2016",

}

Download

TY - GEN

T1 - An FPGA architecture for velocity independent backprojection in FMCW-based SAR systems

AU - Cholewa, F.

AU - Wielage, M.

AU - Pirsch, P.

AU - Blume, H.

PY - 2017/3/27

Y1 - 2017/3/27

KW - FMCW

KW - FPGA

KW - GBP

KW - Global-Backprojection

KW - parallelism

KW - SAR

KW - start-stop-approximation

KW - velocity-independent

U2 - 10.1109/ISSPIT.2016.7886044

DO - 10.1109/ISSPIT.2016.7886044

M3 - Conference contribution

AN - SCOPUS:85017606211

SN - 978-1-5090-5845-7

SP - 252

EP - 257

BT - 2016 IEEE International Symposium on Signal Processing and Information Technology (ISSPIT)

PB - IEEE Computer Society

T2 - 2016 IEEE International Symposium on Signal Processing and Information Technology, ISSPIT 2016

Y2 - 12 December 2016 through 14 December 2016

ER -

By the same author(s)