Details
| Original language | English |
|---|---|
| Title of host publication | 1997 IEEE 1st Workshop on Multimedia Signal Processing, MMSP 1997 |
| Editors | Yao Wang, Amy R. Reibman, B. H. Juang, Tsuhan Chen, Sun-Yuan Kung |
| Publisher | Institute of Electrical and Electronics Engineers Inc. |
| Pages | 433-438 |
| Number of pages | 6 |
| ISBN (electronic) | 0780337808, 9780780337800 |
| Publication status | Published - 1997 |
| Event | 1st IEEE Workshop on Multimedia Signal Processing, MMSP 1997 - Princeton, United States Duration: 23 Jun 1997 → 25 Jun 1997 |
Publication series
| Name | 1997 IEEE 1st Workshop on Multimedia Signal Processing, MMSP 1997 |
|---|
Abstract
A number of recently published DSPs and multimedia processors emphasize on Very Long Instruction Word (VLIW) architectures to achieve flexibility, processing power and high-level language programmability needed for future multimedia applications. In this paper we show that exclusive exploitation of instruction level parallelism decreases in efficiency as the degree of parallelism increases. This is mainly caused by algorithm characteristics, VLSI design and compiler restrictions. We discuss selected aspects from these fields and possible solutions to upcoming bottlenecks from a practical point of view.
ASJC Scopus subject areas
- Computer Science(all)
- Signal Processing
- Engineering(all)
- Media Technology
Cite this
- Standard
- Harvard
- Apa
- Vancouver
- BibTeX
- RIS
1997 IEEE 1st Workshop on Multimedia Signal Processing, MMSP 1997. ed. / Yao Wang; Amy R. Reibman; B. H. Juang; Tsuhan Chen; Sun-Yuan Kung. Institute of Electrical and Electronics Engineers Inc., 1997. p. 433-438 602673 (1997 IEEE 1st Workshop on Multimedia Signal Processing, MMSP 1997).
Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review
}
TY - GEN
T1 - An algorithm-hardware-system approach to VLIW multimedia processors
AU - Kneip, Johannes
AU - Berekovic, Mladen
AU - Pirsch, Peter
PY - 1997
Y1 - 1997
N2 - A number of recently published DSPs and multimedia processors emphasize on Very Long Instruction Word (VLIW) architectures to achieve flexibility, processing power and high-level language programmability needed for future multimedia applications. In this paper we show that exclusive exploitation of instruction level parallelism decreases in efficiency as the degree of parallelism increases. This is mainly caused by algorithm characteristics, VLSI design and compiler restrictions. We discuss selected aspects from these fields and possible solutions to upcoming bottlenecks from a practical point of view.
AB - A number of recently published DSPs and multimedia processors emphasize on Very Long Instruction Word (VLIW) architectures to achieve flexibility, processing power and high-level language programmability needed for future multimedia applications. In this paper we show that exclusive exploitation of instruction level parallelism decreases in efficiency as the degree of parallelism increases. This is mainly caused by algorithm characteristics, VLSI design and compiler restrictions. We discuss selected aspects from these fields and possible solutions to upcoming bottlenecks from a practical point of view.
UR - http://www.scopus.com/inward/record.url?scp=37249059665&partnerID=8YFLogxK
U2 - 10.1109/MMSP.1997.602673
DO - 10.1109/MMSP.1997.602673
M3 - Conference contribution
AN - SCOPUS:37249059665
T3 - 1997 IEEE 1st Workshop on Multimedia Signal Processing, MMSP 1997
SP - 433
EP - 438
BT - 1997 IEEE 1st Workshop on Multimedia Signal Processing, MMSP 1997
A2 - Wang, Yao
A2 - Reibman, Amy R.
A2 - Juang, B. H.
A2 - Chen, Tsuhan
A2 - Kung, Sun-Yuan
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 1st IEEE Workshop on Multimedia Signal Processing, MMSP 1997
Y2 - 23 June 1997 through 25 June 1997
ER -