Details
Original language | Undefined/Unknown |
---|---|
Pages | 24-29 |
Publication status | Published - 2011 |
Cite this
- Standard
- Harvard
- Apa
- Vancouver
- BibTeX
- RIS
2011. 24-29.
Research output: Contribution to conference › Paper › Research › peer review
}
TY - CONF
T1 - A gate sizing method for glitch power reduction.
AU - Wang, Lei
AU - Olbrich, Markus
AU - Barke, Erich
AU - Büchner, Thomas
AU - Bühler, Markus
AU - Panitz, Philipp V.
N1 - DBLP's bibliographic metadata records provided through http://dblp.org/search/publ/api are distributed under a Creative Commons CC0 1.0 Universal Public Domain Dedication. Although the bibliographic metadata records are provided consistent with CC0 1.0 Dedication, the content described by the metadata records is not. Content may be subject to copyright, rights of privacy, rights of publicity and other restrictions.
PY - 2011
Y1 - 2011
UR - https://dblp.org/rec/conf/socc/WangOBBBP11
U2 - 10.1109/SOCC.2011.6085070
DO - 10.1109/SOCC.2011.6085070
M3 - Paper
SP - 24
EP - 29
ER -