VLSI architectures for block matching algorithms

Publikation: Beitrag in Fachzeitschrift › Konferenzaufsatz in Fachzeitschrift › Forschung › Peer-Review

Autoren

  • T. Komarek
  • P. Pirsch

Organisationseinheiten

Forschungs-netzwerk anzeigen

Details

OriginalspracheEnglisch
Seiten (von - bis)2457-2460
Seitenumfang4
FachzeitschriftICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings
Jahrgang4
PublikationsstatusVeröffentlicht - 1989
Veranstaltung1989 International Conference on Acoustics, Speech, and Signal Processing - Glasgow, Scotland
Dauer: 23 Mai 1989 → 26 Mai 1989

Abstract

Architectures for the realization of block matching algorithms are discussed, with emphasis on highly concurrent systolic array processors. A mapping methodology for systolic arrays known from the literature is applied to block matching algorithms. Examples of two-dimensional and one-dimensional systolic arrays are presented. The required transistor count and the maximum frame rate for real-time processing of video telephone and TV signals using currently available CMOS technology are estimated.

ASJC Scopus Sachgebiete

Zitieren

VLSI architectures for block matching algorithms. / Komarek, T.; Pirsch, P.
in: ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings, Jahrgang 4, 1989, S. 2457-2460.

Publikation: Beitrag in Fachzeitschrift › Konferenzaufsatz in Fachzeitschrift › Forschung › Peer-Review

Komarek, T & Pirsch, P 1989, 'VLSI architectures for block matching algorithms', ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings, Jg. 4, S. 2457-2460.
Komarek, T., & Pirsch, P. (1989). VLSI architectures for block matching algorithms. ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings, 4, 2457-2460.
Komarek T, Pirsch P. VLSI architectures for block matching algorithms. ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. 1989;4:2457-2460.
Komarek, T. ; Pirsch, P. / VLSI architectures for block matching algorithms. in: ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. 1989 ; Jahrgang 4. S. 2457-2460.
Download
@article{87cc383aeca84291b2426483c24fe2b2,
title = "VLSI architectures for block matching algorithms",
abstract = "Architectures for the realization of block matching algorithms are discussed, with emphasis on highly concurrent systolic array processors. A mapping methodology for systolic arrays known from the literature is applied to block matching algorithms. Examples of two-dimensional and one-dimensional systolic arrays are presented. The required transistor count and the maximum frame rate for real-time processing of video telephone and TV signals using currently available CMOS technology are estimated.",
author = "T. Komarek and P. Pirsch",
year = "1989",
language = "English",
volume = "4",
pages = "2457--2460",
note = "1989 International Conference on Acoustics, Speech, and Signal Processing ; Conference date: 23-05-1989 Through 26-05-1989",

}

Download

TY - JOUR

T1 - VLSI architectures for block matching algorithms

AU - Komarek, T.

AU - Pirsch, P.

PY - 1989

Y1 - 1989

N2 - Architectures for the realization of block matching algorithms are discussed, with emphasis on highly concurrent systolic array processors. A mapping methodology for systolic arrays known from the literature is applied to block matching algorithms. Examples of two-dimensional and one-dimensional systolic arrays are presented. The required transistor count and the maximum frame rate for real-time processing of video telephone and TV signals using currently available CMOS technology are estimated.

AB - Architectures for the realization of block matching algorithms are discussed, with emphasis on highly concurrent systolic array processors. A mapping methodology for systolic arrays known from the literature is applied to block matching algorithms. Examples of two-dimensional and one-dimensional systolic arrays are presented. The required transistor count and the maximum frame rate for real-time processing of video telephone and TV signals using currently available CMOS technology are estimated.

UR - http://www.scopus.com/inward/record.url?scp=0024879273&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0024879273

VL - 4

SP - 2457

EP - 2460

JO - ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

JF - ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

SN - 0736-7791

T2 - 1989 International Conference on Acoustics, Speech, and Signal Processing

Y2 - 23 May 1989 through 26 May 1989

ER -