Details
| Originalsprache | Englisch |
|---|---|
| Seiten (von - bis) | 31-50 |
| Seitenumfang | 20 |
| Fachzeitschrift | Proceedings - IEEE International Symposium on Circuits and Systems |
| Publikationsstatus | Veröffentlicht - 1997 |
| Veranstaltung | 1997 IEEE International Symposium on Circuits and Systems, ISCAS 1997 - Hongkong, Hongkong Dauer: 9 Juni 1997 → 12 Juni 1997 |
Abstract
An overview on architectures for implementations of present video compression schemes is presented. Dedicated function specific implementations and programmable video signal processors are included. As examples for the dedicated approach, architectures for DCT, block matching and variable-length decoding will be discussed. The general architectural approaches applied in video signal processors to increase the performance for video coding applications are described. Design examples of video processors reported in the literature are briefly presented.
ASJC Scopus Sachgebiete
- Ingenieurwesen (insg.)
- Elektrotechnik und Elektronik
Zitieren
- Standard
- Harvard
- Apa
- Vancouver
- BibTex
- RIS
in: Proceedings - IEEE International Symposium on Circuits and Systems, 1997, S. 31-50.
Publikation: Beitrag in Fachzeitschrift › Konferenzaufsatz in Fachzeitschrift › Forschung › Peer-Review
}
TY - JOUR
T1 - Video compression architectures
AU - Pirsch, P.
AU - Berekovic, M.
AU - Freimann, A.
AU - Stolberg, H. J.
PY - 1997
Y1 - 1997
N2 - An overview on architectures for implementations of present video compression schemes is presented. Dedicated function specific implementations and programmable video signal processors are included. As examples for the dedicated approach, architectures for DCT, block matching and variable-length decoding will be discussed. The general architectural approaches applied in video signal processors to increase the performance for video coding applications are described. Design examples of video processors reported in the literature are briefly presented.
AB - An overview on architectures for implementations of present video compression schemes is presented. Dedicated function specific implementations and programmable video signal processors are included. As examples for the dedicated approach, architectures for DCT, block matching and variable-length decoding will be discussed. The general architectural approaches applied in video signal processors to increase the performance for video coding applications are described. Design examples of video processors reported in the literature are briefly presented.
UR - http://www.scopus.com/inward/record.url?scp=0030685853&partnerID=8YFLogxK
M3 - Conference article
AN - SCOPUS:0030685853
SP - 31
EP - 50
JO - Proceedings - IEEE International Symposium on Circuits and Systems
JF - Proceedings - IEEE International Symposium on Circuits and Systems
SN - 0271-4310
T2 - 1997 IEEE International Symposium on Circuits and Systems, ISCAS 1997
Y2 - 9 June 1997 through 12 June 1997
ER -