Details
| Originalsprache | Englisch |
|---|---|
| Titel des Sammelwerks | CIPS 2016 |
| Untertitel | 9th International Conference on Integrated Power Electronics Systems |
| Herausgeber (Verlag) | VDE Verlag GmbH |
| Seitenumfang | 6 |
| ISBN (Print) | 9783800741717 |
| Publikationsstatus | Veröffentlicht - 2019 |
| Veranstaltung | 9th International Conference on Integrated Power Electronics Systems, CIPS 2016 - Nuremberg, Deutschland Dauer: 8 März 2016 → 10 März 2016 |
Abstract
This paper proposes a method to estimate the junction temperature of a SiC JFET by evaluation of the voltage drop of the internal gate source diode. This information is used to identify the thermal impedance. First, the voltage drop of the diode is characterised with the SiC JFET heated by a heating plate. Secondly, the thermal path from junction to fluid is modelled and analysed. The device is heated by on-state power dissipation, and the cooling down process is evaluated to calculate the thermal impedance. In this context, the influence of fluid temperature, power loss and flow rate is appraised. Finally, a gate drive circuit with associated simulations is presented which is capable of measuring the temperature-dependent forward and breakdown voltage of the gate source diode during switching operation.
ASJC Scopus Sachgebiete
- Energie (insg.)
- Energieanlagenbau und Kraftwerkstechnik
- Ingenieurwesen (insg.)
- Elektrotechnik und Elektronik
Zitieren
- Standard
- Harvard
- Apa
- Vancouver
- BibTex
- RIS
CIPS 2016: 9th International Conference on Integrated Power Electronics Systems. VDE Verlag GmbH, 2019.
Publikation: Beitrag in Buch/Bericht/Sammelwerk/Konferenzband › Aufsatz in Konferenzband › Forschung › Peer-Review
}
TY - GEN
T1 - Thermal Impedance Identification of a SiC JFET Module
AU - Merkert, Arvid
AU - Weber, Simon
AU - Mertens, Axel
N1 - Funding Information: The authors would like to thank the Forschungsvereinigung Antriebstechnik e.V. for supporting this work, especially K. Heyers, T. Kalker, F. M ¨anken, T. Peuser, S. Schmitz and U. Schwarzer for the interesting and productive discussions.
PY - 2019
Y1 - 2019
N2 - This paper proposes a method to estimate the junction temperature of a SiC JFET by evaluation of the voltage drop of the internal gate source diode. This information is used to identify the thermal impedance. First, the voltage drop of the diode is characterised with the SiC JFET heated by a heating plate. Secondly, the thermal path from junction to fluid is modelled and analysed. The device is heated by on-state power dissipation, and the cooling down process is evaluated to calculate the thermal impedance. In this context, the influence of fluid temperature, power loss and flow rate is appraised. Finally, a gate drive circuit with associated simulations is presented which is capable of measuring the temperature-dependent forward and breakdown voltage of the gate source diode during switching operation.
AB - This paper proposes a method to estimate the junction temperature of a SiC JFET by evaluation of the voltage drop of the internal gate source diode. This information is used to identify the thermal impedance. First, the voltage drop of the diode is characterised with the SiC JFET heated by a heating plate. Secondly, the thermal path from junction to fluid is modelled and analysed. The device is heated by on-state power dissipation, and the cooling down process is evaluated to calculate the thermal impedance. In this context, the influence of fluid temperature, power loss and flow rate is appraised. Finally, a gate drive circuit with associated simulations is presented which is capable of measuring the temperature-dependent forward and breakdown voltage of the gate source diode during switching operation.
UR - http://www.scopus.com/inward/record.url?scp=85084023578&partnerID=8YFLogxK
M3 - Conference contribution
AN - SCOPUS:85084023578
SN - 9783800741717
BT - CIPS 2016
PB - VDE Verlag GmbH
T2 - 9th International Conference on Integrated Power Electronics Systems, CIPS 2016
Y2 - 8 March 2016 through 10 March 2016
ER -