Details
Titel in Übersetzung | CIRCUIT ARRANGEMENT AND POWER ELECTRONIC CONVERTER CIRCUIT |
---|---|
Originalsprache | Deutsch |
Veröffentlichungsnummer (amtliches Aktenzeichen) | DE102017125548A1 |
IPC | H02M1/08,H03K17/16,H02M3/10 |
Prioritätsdatum | 1 Nov. 2017 |
Anmeldedatum | 1 Nov. 2017 |
Publikationsstatus | Veröffentlicht - 2 Mai 2019 |
Abstract
A circuit arrangement includes a power semiconductor switch, a freewheeling diode, and a storage choke having a core and a winding coupled between a first choke terminal and a second choke terminal. The storage choke is configured to conduct a current flowing across the power semiconductor switch. The arrangement also includes a driver circuit configured to drive the power semiconductor switch via the control terminal thereof.
Zitieren
- Standard
- Harvard
- Apa
- Vancouver
- BibTex
- RIS
Patent Nr.: DE102017125548A1. Mai 02, 2019.
Publikation: Schutzrecht/Patent › Patent
}
TY - PAT
T1 - Schaltungsanordnung und leistungselektronische Wandlerschaltung
AU - Friebe, Jens
AU - Prior, Oliver
AU - Wappler, Thomas
N1 - Außerdem veröffentlicht als: CN111226394A; EP3704797A1; US2020259419A1; WO2019086501A1
PY - 2019/5/2
Y1 - 2019/5/2
N2 - A circuit arrangement includes a power semiconductor switch, a freewheeling diode, and a storage choke having a core and a winding coupled between a first choke terminal and a second choke terminal. The storage choke is configured to conduct a current flowing across the power semiconductor switch. The arrangement also includes a driver circuit configured to drive the power semiconductor switch via the control terminal thereof.
AB - A circuit arrangement includes a power semiconductor switch, a freewheeling diode, and a storage choke having a core and a winding coupled between a first choke terminal and a second choke terminal. The storage choke is configured to conduct a current flowing across the power semiconductor switch. The arrangement also includes a driver circuit configured to drive the power semiconductor switch via the control terminal thereof.
M3 - Patent
M1 - DE102017125548A1
Y2 - 2017/11/01
ER -