Realization of a programmable parallel DSP for high performance image processing applications

Publikation: Beitrag in Buch/Bericht/Sammelwerk/KonferenzbandAufsatz in KonferenzbandForschungPeer-Review

Autoren

  • Jens Peter Wittenburg
  • Willm Hinrichs
  • Johannes Kneip
  • Martin Ohmacht
  • Mladen Bereković
  • Hanno Lieske
  • Helge Kloos
  • Peter Pirsch
Forschungs-netzwerk anzeigen

Details

OriginalspracheEnglisch
Titel des SammelwerksProceedings 1998
UntertitelDesign and Automation Conference, DAC 1998
Herausgeber (Verlag)Institute of Electrical and Electronics Engineers Inc.
Seiten56-61
Seitenumfang6
ISBN (Print)078034409X
PublikationsstatusVeröffentlicht - 1 Mai 1998
Veranstaltung35th Design and Automation Conference, DAC 1998 - San Francisco, USA / Vereinigte Staaten
Dauer: 15 Juni 199819 Juni 1998

Publikationsreihe

NameProceedings - Design Automation Conference
ISSN (Print)0738-100X

Abstract

Architecture and design of the HiPAR-DSP, a SIMD controlled signal processor with parallel data paths, VLIW and novel memory design is presented. The processor architecture is derived from an analysis of the target algorithms and specified in VHDL on register transfer level. A team of more than 20 graduate students covered the whole design process, including the synthesizable VHDL description, synthesis, routing and backannotation as the development of a complete software development environment. The 175 mm2, 0.5 μm 3LM CMOS design with 1.2 million transistors operates at 80 MHz and achieves a sustained performance of more than 600 million arithmetic operations.

ASJC Scopus Sachgebiete

Zitieren

Realization of a programmable parallel DSP for high performance image processing applications. / Wittenburg, Jens Peter; Hinrichs, Willm; Kneip, Johannes et al.
Proceedings 1998 : Design and Automation Conference, DAC 1998. Institute of Electrical and Electronics Engineers Inc., 1998. S. 56-61 724439 (Proceedings - Design Automation Conference).

Publikation: Beitrag in Buch/Bericht/Sammelwerk/KonferenzbandAufsatz in KonferenzbandForschungPeer-Review

Wittenburg, JP, Hinrichs, W, Kneip, J, Ohmacht, M, Bereković, M, Lieske, H, Kloos, H & Pirsch, P 1998, Realization of a programmable parallel DSP for high performance image processing applications. in Proceedings 1998 : Design and Automation Conference, DAC 1998., 724439, Proceedings - Design Automation Conference, Institute of Electrical and Electronics Engineers Inc., S. 56-61, 35th Design and Automation Conference, DAC 1998, San Francisco, USA / Vereinigte Staaten, 15 Juni 1998. https://doi.org/10.1145/277044.277055
Wittenburg, J. P., Hinrichs, W., Kneip, J., Ohmacht, M., Bereković, M., Lieske, H., Kloos, H., & Pirsch, P. (1998). Realization of a programmable parallel DSP for high performance image processing applications. In Proceedings 1998 : Design and Automation Conference, DAC 1998 (S. 56-61). Artikel 724439 (Proceedings - Design Automation Conference). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1145/277044.277055
Wittenburg JP, Hinrichs W, Kneip J, Ohmacht M, Bereković M, Lieske H et al. Realization of a programmable parallel DSP for high performance image processing applications. in Proceedings 1998 : Design and Automation Conference, DAC 1998. Institute of Electrical and Electronics Engineers Inc. 1998. S. 56-61. 724439. (Proceedings - Design Automation Conference). doi: 10.1145/277044.277055
Wittenburg, Jens Peter ; Hinrichs, Willm ; Kneip, Johannes et al. / Realization of a programmable parallel DSP for high performance image processing applications. Proceedings 1998 : Design and Automation Conference, DAC 1998. Institute of Electrical and Electronics Engineers Inc., 1998. S. 56-61 (Proceedings - Design Automation Conference).
Download
@inproceedings{f2d5fb48a30e4eb99f1e08f81f5dc835,
title = "Realization of a programmable parallel DSP for high performance image processing applications",
abstract = "Architecture and design of the HiPAR-DSP, a SIMD controlled signal processor with parallel data paths, VLIW and novel memory design is presented. The processor architecture is derived from an analysis of the target algorithms and specified in VHDL on register transfer level. A team of more than 20 graduate students covered the whole design process, including the synthesizable VHDL description, synthesis, routing and backannotation as the development of a complete software development environment. The 175 mm2, 0.5 μm 3LM CMOS design with 1.2 million transistors operates at 80 MHz and achieves a sustained performance of more than 600 million arithmetic operations.",
author = "Wittenburg, {Jens Peter} and Willm Hinrichs and Johannes Kneip and Martin Ohmacht and Mladen Berekovi{\'c} and Hanno Lieske and Helge Kloos and Peter Pirsch",
year = "1998",
month = may,
day = "1",
doi = "10.1145/277044.277055",
language = "English",
isbn = "078034409X",
series = "Proceedings - Design Automation Conference",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "56--61",
booktitle = "Proceedings 1998",
address = "United States",
note = "35th Design and Automation Conference, DAC 1998 ; Conference date: 15-06-1998 Through 19-06-1998",

}

Download

TY - GEN

T1 - Realization of a programmable parallel DSP for high performance image processing applications

AU - Wittenburg, Jens Peter

AU - Hinrichs, Willm

AU - Kneip, Johannes

AU - Ohmacht, Martin

AU - Bereković, Mladen

AU - Lieske, Hanno

AU - Kloos, Helge

AU - Pirsch, Peter

PY - 1998/5/1

Y1 - 1998/5/1

N2 - Architecture and design of the HiPAR-DSP, a SIMD controlled signal processor with parallel data paths, VLIW and novel memory design is presented. The processor architecture is derived from an analysis of the target algorithms and specified in VHDL on register transfer level. A team of more than 20 graduate students covered the whole design process, including the synthesizable VHDL description, synthesis, routing and backannotation as the development of a complete software development environment. The 175 mm2, 0.5 μm 3LM CMOS design with 1.2 million transistors operates at 80 MHz and achieves a sustained performance of more than 600 million arithmetic operations.

AB - Architecture and design of the HiPAR-DSP, a SIMD controlled signal processor with parallel data paths, VLIW and novel memory design is presented. The processor architecture is derived from an analysis of the target algorithms and specified in VHDL on register transfer level. A team of more than 20 graduate students covered the whole design process, including the synthesizable VHDL description, synthesis, routing and backannotation as the development of a complete software development environment. The 175 mm2, 0.5 μm 3LM CMOS design with 1.2 million transistors operates at 80 MHz and achieves a sustained performance of more than 600 million arithmetic operations.

UR - http://www.scopus.com/inward/record.url?scp=0031642082&partnerID=8YFLogxK

U2 - 10.1145/277044.277055

DO - 10.1145/277044.277055

M3 - Conference contribution

AN - SCOPUS:0031642082

SN - 078034409X

T3 - Proceedings - Design Automation Conference

SP - 56

EP - 61

BT - Proceedings 1998

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 35th Design and Automation Conference, DAC 1998

Y2 - 15 June 1998 through 19 June 1998

ER -