Details
| Originalsprache | Englisch |
|---|---|
| Seiten (von - bis) | 32-40 |
| Seitenumfang | 9 |
| Fachzeitschrift | Lecture Notes in Computer Science |
| Jahrgang | 3553 |
| Publikationsstatus | Veröffentlicht - 2005 |
| Veranstaltung | 5th International Workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS 2005 - Samos, Griechenland Dauer: 18 Juli 2005 → 20 Juli 2005 |
Abstract
This paper describes a new rapid prototyping-based design framework for exploring and validating complex multiprocessor architectures for multimedia applications. The new methodology combines a typical ASIC flow with an FPGA flow focused on rapid prototyping. In order to make an exhaustive verification of the system architecture, a reference model that specifies the hardware implementation is used for validating both, HDL description and emulated system. Functional coverage in addition to traditional code coverage is used to test 100% of data, control and structural hazards of the system architecture. The reference model is also part of a stand-alone simulation environment. This allows hardware and application development be supported by a unique system model.
ASJC Scopus Sachgebiete
- Mathematik (insg.)
- Theoretische Informatik
- Informatik (insg.)
- Allgemeine Computerwissenschaft
Zitieren
- Standard
- Harvard
- Apa
- Vancouver
- BibTex
- RIS
in: Lecture Notes in Computer Science, Jahrgang 3553, 2005, S. 32-40.
Publikation: Beitrag in Fachzeitschrift › Konferenzaufsatz in Fachzeitschrift › Forschung › Peer-Review
}
TY - JOUR
T1 - RAPANUI
T2 - 5th International Workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS 2005
AU - Payá Vayá, Guillermo
AU - Langerwerf, Javier Martín
AU - Pirsch, Peter
PY - 2005
Y1 - 2005
N2 - This paper describes a new rapid prototyping-based design framework for exploring and validating complex multiprocessor architectures for multimedia applications. The new methodology combines a typical ASIC flow with an FPGA flow focused on rapid prototyping. In order to make an exhaustive verification of the system architecture, a reference model that specifies the hardware implementation is used for validating both, HDL description and emulated system. Functional coverage in addition to traditional code coverage is used to test 100% of data, control and structural hazards of the system architecture. The reference model is also part of a stand-alone simulation environment. This allows hardware and application development be supported by a unique system model.
AB - This paper describes a new rapid prototyping-based design framework for exploring and validating complex multiprocessor architectures for multimedia applications. The new methodology combines a typical ASIC flow with an FPGA flow focused on rapid prototyping. In order to make an exhaustive verification of the system architecture, a reference model that specifies the hardware implementation is used for validating both, HDL description and emulated system. Functional coverage in addition to traditional code coverage is used to test 100% of data, control and structural hazards of the system architecture. The reference model is also part of a stand-alone simulation environment. This allows hardware and application development be supported by a unique system model.
UR - http://www.scopus.com/inward/record.url?scp=26444459761&partnerID=8YFLogxK
U2 - 10.1007/11512622_5
DO - 10.1007/11512622_5
M3 - Conference article
AN - SCOPUS:26444459761
VL - 3553
SP - 32
EP - 40
JO - Lecture Notes in Computer Science
JF - Lecture Notes in Computer Science
SN - 0302-9743
Y2 - 18 July 2005 through 20 July 2005
ER -