Details
| Originalsprache | Englisch |
|---|---|
| Seiten (von - bis) | 221-230 |
| Seitenumfang | 10 |
| Fachzeitschrift | IEEE Transactions on Circuits and Systems for Video Technology |
| Jahrgang | 2 |
| Ausgabenummer | 2 |
| Publikationsstatus | Veröffentlicht - Juni 1992 |
Abstract
This contribution discusses the performance of multiprocessor architectures to be applied for video coding algorithms. SIMD, SIMD cluster, and MIMD architectures are studied by a unified performance approach under specific constraints of video coding algorithms. The proposed performance model considers communication and computation times as well as the required silicon area. MIMD architectures are compared to SIMD with regard to their performance. The optimization of architectural parameters for SIMD and MIMD architectures is discussed. It is shown how the proposed performance model can be applied to the design of VLSI-based multiprocessor systems for video coding.
ASJC Scopus Sachgebiete
- Ingenieurwesen (insg.)
- Medientechnik
- Ingenieurwesen (insg.)
- Elektrotechnik und Elektronik
Zitieren
- Standard
- Harvard
- Apa
- Vancouver
- BibTex
- RIS
in: IEEE Transactions on Circuits and Systems for Video Technology, Jahrgang 2, Nr. 2, 06.1992, S. 221-230.
Publikation: Beitrag in Fachzeitschrift › Artikel › Forschung › Peer-Review
}
TY - JOUR
T1 - Multiprocessor Performance for Real-Time Processing of Video Coding Applications
AU - Jeschke, Hartwig
AU - Gaedke, Klaus
AU - Pirsch, Peter
PY - 1992/6
Y1 - 1992/6
N2 - This contribution discusses the performance of multiprocessor architectures to be applied for video coding algorithms. SIMD, SIMD cluster, and MIMD architectures are studied by a unified performance approach under specific constraints of video coding algorithms. The proposed performance model considers communication and computation times as well as the required silicon area. MIMD architectures are compared to SIMD with regard to their performance. The optimization of architectural parameters for SIMD and MIMD architectures is discussed. It is shown how the proposed performance model can be applied to the design of VLSI-based multiprocessor systems for video coding.
AB - This contribution discusses the performance of multiprocessor architectures to be applied for video coding algorithms. SIMD, SIMD cluster, and MIMD architectures are studied by a unified performance approach under specific constraints of video coding algorithms. The proposed performance model considers communication and computation times as well as the required silicon area. MIMD architectures are compared to SIMD with regard to their performance. The optimization of architectural parameters for SIMD and MIMD architectures is discussed. It is shown how the proposed performance model can be applied to the design of VLSI-based multiprocessor systems for video coding.
UR - http://www.scopus.com/inward/record.url?scp=0026882316&partnerID=8YFLogxK
U2 - 10.1109/76.143421
DO - 10.1109/76.143421
M3 - Article
AN - SCOPUS:0026882316
VL - 2
SP - 221
EP - 230
JO - IEEE Transactions on Circuits and Systems for Video Technology
JF - IEEE Transactions on Circuits and Systems for Video Technology
SN - 1051-8215
IS - 2
ER -