Memory efficient list based Hough transform for programmable digital signal processors with on-chip caches

Publikation: KonferenzbeitragPaperForschungPeer-Review

Autoren

  • Johannes Kneip
  • Peter Pirsch
Forschungs-netzwerk anzeigen

Details

OriginalspracheEnglisch
Seiten191-194
Seitenumfang4
PublikationsstatusVeröffentlicht - 1996
Veranstaltung1996 7th IEEE Digital Signal Processing Workshop - Loen, Norway
Dauer: 1 Sept. 19964 Sept. 1996

Konferenz

Konferenz1996 7th IEEE Digital Signal Processing Workshop
OrtLoen, Norway
Zeitraum1 Sept. 19964 Sept. 1996

Abstract

In this paper, a memory efficient implementation of the generalized Hough transform for line detection is presented. By using list based processing instead of a direct transform into Hough space and histogramming as final evaluation step, a reduction of required memory size by a factor greater 5 is achieved for standard image parameters. Because accessed data structures are fairly small and a high spatial locality is achieved, the implementation is especially suited for the implementation on DSPs with on-chip caches. The scalar and parallel implementation of the list based transform is shown and performance results based on simulations are presented.

ASJC Scopus Sachgebiete

Zitieren

Memory efficient list based Hough transform for programmable digital signal processors with on-chip caches. / Kneip, Johannes; Pirsch, Peter.
1996. 191-194 Beitrag in 1996 7th IEEE Digital Signal Processing Workshop, Loen, Norway.

Publikation: KonferenzbeitragPaperForschungPeer-Review

Kneip, J & Pirsch, P 1996, 'Memory efficient list based Hough transform for programmable digital signal processors with on-chip caches', Beitrag in 1996 7th IEEE Digital Signal Processing Workshop, Loen, Norway, 1 Sept. 1996 - 4 Sept. 1996 S. 191-194.
Kneip, J., & Pirsch, P. (1996). Memory efficient list based Hough transform for programmable digital signal processors with on-chip caches. 191-194. Beitrag in 1996 7th IEEE Digital Signal Processing Workshop, Loen, Norway.
Kneip J, Pirsch P. Memory efficient list based Hough transform for programmable digital signal processors with on-chip caches. 1996. Beitrag in 1996 7th IEEE Digital Signal Processing Workshop, Loen, Norway.
Kneip, Johannes ; Pirsch, Peter. / Memory efficient list based Hough transform for programmable digital signal processors with on-chip caches. Beitrag in 1996 7th IEEE Digital Signal Processing Workshop, Loen, Norway.4 S.
Download
@conference{6fccbf9573834529bb63d4331e94f971,
title = "Memory efficient list based Hough transform for programmable digital signal processors with on-chip caches",
abstract = "In this paper, a memory efficient implementation of the generalized Hough transform for line detection is presented. By using list based processing instead of a direct transform into Hough space and histogramming as final evaluation step, a reduction of required memory size by a factor greater 5 is achieved for standard image parameters. Because accessed data structures are fairly small and a high spatial locality is achieved, the implementation is especially suited for the implementation on DSPs with on-chip caches. The scalar and parallel implementation of the list based transform is shown and performance results based on simulations are presented.",
author = "Johannes Kneip and Peter Pirsch",
year = "1996",
language = "English",
pages = "191--194",
note = "1996 7th IEEE Digital Signal Processing Workshop ; Conference date: 01-09-1996 Through 04-09-1996",

}

Download

TY - CONF

T1 - Memory efficient list based Hough transform for programmable digital signal processors with on-chip caches

AU - Kneip, Johannes

AU - Pirsch, Peter

PY - 1996

Y1 - 1996

N2 - In this paper, a memory efficient implementation of the generalized Hough transform for line detection is presented. By using list based processing instead of a direct transform into Hough space and histogramming as final evaluation step, a reduction of required memory size by a factor greater 5 is achieved for standard image parameters. Because accessed data structures are fairly small and a high spatial locality is achieved, the implementation is especially suited for the implementation on DSPs with on-chip caches. The scalar and parallel implementation of the list based transform is shown and performance results based on simulations are presented.

AB - In this paper, a memory efficient implementation of the generalized Hough transform for line detection is presented. By using list based processing instead of a direct transform into Hough space and histogramming as final evaluation step, a reduction of required memory size by a factor greater 5 is achieved for standard image parameters. Because accessed data structures are fairly small and a high spatial locality is achieved, the implementation is especially suited for the implementation on DSPs with on-chip caches. The scalar and parallel implementation of the list based transform is shown and performance results based on simulations are presented.

UR - http://www.scopus.com/inward/record.url?scp=0029773136&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0029773136

SP - 191

EP - 194

T2 - 1996 7th IEEE Digital Signal Processing Workshop

Y2 - 1 September 1996 through 4 September 1996

ER -