Hybrid PLL Structure for Improvement of the Dynamic Performance of Grid-Connected Converters

Publikation: Beitrag in Buch/Bericht/Sammelwerk/KonferenzbandAufsatz in KonferenzbandForschungPeer-Review

Forschungs-netzwerk anzeigen

Details

OriginalspracheEnglisch
Titel des SammelwerksNEIS 2020
UntertitelConference on Sustainable Energy Supply and Energy Storage Systems
Herausgeber (Verlag)VDE Verlag GmbH
Seiten93-98
Seitenumfang6
ISBN (Print)978-3-8007-5359-8
PublikationsstatusVeröffentlicht - 2020
VeranstaltungNEIS 2020: 8th Conference on Sustainable Energy Supply and Energy Storage Systems - Hamburg, Deutschland
Dauer: 14 Sept. 202015 Sept. 2020

Abstract

Within this paper, an improved PLL structure that combines both synchronous reference frame PLL (SRF-PLL) and decoupled double synchronous reference frame PLL (DDSRF-PLL) is presented. This hybrid DDSRF-PLL (HDDSRF-PLL) improves the positive sequence component tracking and leads to a better current response of the converter during transients compared to DDSRF-PLL. In the HDDSRF-PLL the positive sequence component is estimated by a SRF-PLL. The input signal of the SRF-PLL is reduced by the negative sequence component estimated by a DDSRF-PLL. Thus, the delays associated with sequence separation in positive sequence reference frame are avoided. The dynamic performance of the HDDSRF-PLL is validated with voltage drops caused by symmetrical and unsymmetrical short-circuits. The performance of the HDDSRF-PLL is compared with the performance of the DDSRF-PLL.

ASJC Scopus Sachgebiete

Ziele für nachhaltige Entwicklung

Zitieren

Hybrid PLL Structure for Improvement of the Dynamic Performance of Grid-Connected Converters. / Schäkel, N.; Neufeld, A.; Hofmann, L.
NEIS 2020: Conference on Sustainable Energy Supply and Energy Storage Systems. VDE Verlag GmbH, 2020. S. 93-98.

Publikation: Beitrag in Buch/Bericht/Sammelwerk/KonferenzbandAufsatz in KonferenzbandForschungPeer-Review

Schäkel, N, Neufeld, A & Hofmann, L 2020, Hybrid PLL Structure for Improvement of the Dynamic Performance of Grid-Connected Converters. in NEIS 2020: Conference on Sustainable Energy Supply and Energy Storage Systems. VDE Verlag GmbH, S. 93-98, NEIS 2020, Hamburg, Deutschland, 14 Sept. 2020. <https://ieeexplore.ieee.org/document/9273341>
Schäkel, N., Neufeld, A., & Hofmann, L. (2020). Hybrid PLL Structure for Improvement of the Dynamic Performance of Grid-Connected Converters. In NEIS 2020: Conference on Sustainable Energy Supply and Energy Storage Systems (S. 93-98). VDE Verlag GmbH. https://ieeexplore.ieee.org/document/9273341
Schäkel N, Neufeld A, Hofmann L. Hybrid PLL Structure for Improvement of the Dynamic Performance of Grid-Connected Converters. in NEIS 2020: Conference on Sustainable Energy Supply and Energy Storage Systems. VDE Verlag GmbH. 2020. S. 93-98
Schäkel, N. ; Neufeld, A. ; Hofmann, L. / Hybrid PLL Structure for Improvement of the Dynamic Performance of Grid-Connected Converters. NEIS 2020: Conference on Sustainable Energy Supply and Energy Storage Systems. VDE Verlag GmbH, 2020. S. 93-98
Download
@inproceedings{1b37d03b4f82497083a8ead154a40c5c,
title = "Hybrid PLL Structure for Improvement of the Dynamic Performance of Grid-Connected Converters",
abstract = "Within this paper, an improved PLL structure that combines both synchronous reference frame PLL (SRF-PLL) and decoupled double synchronous reference frame PLL (DDSRF-PLL) is presented. This hybrid DDSRF-PLL (HDDSRF-PLL) improves the positive sequence component tracking and leads to a better current response of the converter during transients compared to DDSRF-PLL. In the HDDSRF-PLL the positive sequence component is estimated by a SRF-PLL. The input signal of the SRF-PLL is reduced by the negative sequence component estimated by a DDSRF-PLL. Thus, the delays associated with sequence separation in positive sequence reference frame are avoided. The dynamic performance of the HDDSRF-PLL is validated with voltage drops caused by symmetrical and unsymmetrical short-circuits. The performance of the HDDSRF-PLL is compared with the performance of the DDSRF-PLL.",
keywords = "Decoupled double synchronous reference frame (DDSRF), Fault ride through (FRT), Grid-connected converter, Phase locked loop (PLL), Synchronization",
author = "N. Sch{\"a}kel and A. Neufeld and L. Hofmann",
year = "2020",
language = "English",
isbn = "978-3-8007-5359-8",
pages = "93--98",
booktitle = "NEIS 2020",
publisher = "VDE Verlag GmbH",
address = "Germany",
note = "NEIS 2020 : 8th Conference on Sustainable Energy Supply and Energy Storage Systems ; Conference date: 14-09-2020 Through 15-09-2020",

}

Download

TY - GEN

T1 - Hybrid PLL Structure for Improvement of the Dynamic Performance of Grid-Connected Converters

AU - Schäkel, N.

AU - Neufeld, A.

AU - Hofmann, L.

PY - 2020

Y1 - 2020

N2 - Within this paper, an improved PLL structure that combines both synchronous reference frame PLL (SRF-PLL) and decoupled double synchronous reference frame PLL (DDSRF-PLL) is presented. This hybrid DDSRF-PLL (HDDSRF-PLL) improves the positive sequence component tracking and leads to a better current response of the converter during transients compared to DDSRF-PLL. In the HDDSRF-PLL the positive sequence component is estimated by a SRF-PLL. The input signal of the SRF-PLL is reduced by the negative sequence component estimated by a DDSRF-PLL. Thus, the delays associated with sequence separation in positive sequence reference frame are avoided. The dynamic performance of the HDDSRF-PLL is validated with voltage drops caused by symmetrical and unsymmetrical short-circuits. The performance of the HDDSRF-PLL is compared with the performance of the DDSRF-PLL.

AB - Within this paper, an improved PLL structure that combines both synchronous reference frame PLL (SRF-PLL) and decoupled double synchronous reference frame PLL (DDSRF-PLL) is presented. This hybrid DDSRF-PLL (HDDSRF-PLL) improves the positive sequence component tracking and leads to a better current response of the converter during transients compared to DDSRF-PLL. In the HDDSRF-PLL the positive sequence component is estimated by a SRF-PLL. The input signal of the SRF-PLL is reduced by the negative sequence component estimated by a DDSRF-PLL. Thus, the delays associated with sequence separation in positive sequence reference frame are avoided. The dynamic performance of the HDDSRF-PLL is validated with voltage drops caused by symmetrical and unsymmetrical short-circuits. The performance of the HDDSRF-PLL is compared with the performance of the DDSRF-PLL.

KW - Decoupled double synchronous reference frame (DDSRF)

KW - Fault ride through (FRT)

KW - Grid-connected converter

KW - Phase locked loop (PLL)

KW - Synchronization

UR - http://www.scopus.com/inward/record.url?scp=85098641945&partnerID=8YFLogxK

M3 - Conference contribution

SN - 978-3-8007-5359-8

SP - 93

EP - 98

BT - NEIS 2020

PB - VDE Verlag GmbH

T2 - NEIS 2020

Y2 - 14 September 2020 through 15 September 2020

ER -

Von denselben Autoren