Loading [MathJax]/extensions/tex2jax.js

Dynamic Self-Reconfiguration of a MIPS-Based Soft-Processor Architecture

Publikation: Beitrag in Buch/Bericht/Sammelwerk/Konferenzband › Aufsatz in Konferenzband › Forschung › Peer-Review

Autorschaft

  • S. Nolting
  • G. Payá-Vayá
  • F. Giesemann
  • H. Blume
  • S. Niemann
  • C. Müeller-Schloer

Organisationseinheiten

Plum Print visual indicator of research metrics
  • Citations
    • Citation Indexes: 2
  • Captures
    • Readers: 3
see details

Details

OriginalspracheEnglisch
Titel des Sammelwerks2016 IEEE 30th International Parallel and Distributed Processing Symposium
UntertitelProgram & Proceedings
Herausgeber (Verlag)Institute of Electrical and Electronics Engineers Inc.
Seiten172-180
Seitenumfang9
ISBN (elektronisch)9781509021406
ISBN (Print)978-1-5090-3683-7
PublikationsstatusVeröffentlicht - 4 Aug. 2016
Veranstaltung2016 IEEE International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2016 - Chicago, USA / Vereinigte Staaten
Dauer: 23 Mai 2016 → 27 Mai 2016
Konferenznummer: 30

ASJC Scopus Sachgebiete

Zitieren

Dynamic Self-Reconfiguration of a MIPS-Based Soft-Processor Architecture. / Nolting, S.; Payá-Vayá, G.; Giesemann, F. et al.
2016 IEEE 30th International Parallel and Distributed Processing Symposium: Program & Proceedings. Institute of Electrical and Electronics Engineers Inc., 2016. S. 172-180.

Publikation: Beitrag in Buch/Bericht/Sammelwerk/Konferenzband › Aufsatz in Konferenzband › Forschung › Peer-Review

Nolting, S, Payá-Vayá, G, Giesemann, F, Blume, H, Niemann, S & Müeller-Schloer, C 2016, Dynamic Self-Reconfiguration of a MIPS-Based Soft-Processor Architecture. in 2016 IEEE 30th International Parallel and Distributed Processing Symposium: Program & Proceedings. Institute of Electrical and Electronics Engineers Inc., S. 172-180, 2016 IEEE International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2016, Chicago, USA / Vereinigte Staaten, 23 Mai 2016. https://doi.org/10.1109/IPDPSW.2016.158
Nolting, S., Payá-Vayá, G., Giesemann, F., Blume, H., Niemann, S., & Müeller-Schloer, C. (2016). Dynamic Self-Reconfiguration of a MIPS-Based Soft-Processor Architecture. In 2016 IEEE 30th International Parallel and Distributed Processing Symposium: Program & Proceedings (S. 172-180). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/IPDPSW.2016.158
Nolting S, Payá-Vayá G, Giesemann F, Blume H, Niemann S, Müeller-Schloer C. Dynamic Self-Reconfiguration of a MIPS-Based Soft-Processor Architecture. in 2016 IEEE 30th International Parallel and Distributed Processing Symposium: Program & Proceedings. Institute of Electrical and Electronics Engineers Inc. 2016. S. 172-180 doi: 10.1109/IPDPSW.2016.158
Nolting, S. ; Payá-Vayá, G. ; Giesemann, F. et al. / Dynamic Self-Reconfiguration of a MIPS-Based Soft-Processor Architecture. 2016 IEEE 30th International Parallel and Distributed Processing Symposium: Program & Proceedings. Institute of Electrical and Electronics Engineers Inc., 2016. S. 172-180
Download
@inproceedings{c8b1630528214f32bbbba01cf75b84df,
title = "Dynamic Self-Reconfiguration of a MIPS-Based Soft-Processor Architecture",
keywords = "FPGA, Organic Computing, Reconfigurable Processor",
author = "S. Nolting and G. Pay{\'a}-Vay{\'a} and F. Giesemann and H. Blume and S. Niemann and C. M{\"u}eller-Schloer",
year = "2016",
month = aug,
day = "4",
doi = "10.1109/IPDPSW.2016.158",
language = "English",
isbn = "978-1-5090-3683-7",
pages = "172--180",
booktitle = "2016 IEEE 30th International Parallel and Distributed Processing Symposium",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",
note = "2016 IEEE International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2016 ; Conference date: 23-05-2016 Through 27-05-2016",

}

Download

TY - GEN

T1 - Dynamic Self-Reconfiguration of a MIPS-Based Soft-Processor Architecture

AU - Nolting, S.

AU - Payá-Vayá, G.

AU - Giesemann, F.

AU - Blume, H.

AU - Niemann, S.

AU - Müeller-Schloer, C.

N1 - Conference code: 30

PY - 2016/8/4

Y1 - 2016/8/4

KW - FPGA

KW - Organic Computing

KW - Reconfigurable Processor

UR - http://www.scopus.com/inward/record.url?scp=84991660822&partnerID=8YFLogxK

U2 - 10.1109/IPDPSW.2016.158

DO - 10.1109/IPDPSW.2016.158

M3 - Conference contribution

AN - SCOPUS:84991660822

SN - 978-1-5090-3683-7

SP - 172

EP - 180

BT - 2016 IEEE 30th International Parallel and Distributed Processing Symposium

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2016 IEEE International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2016

Y2 - 23 May 2016 through 27 May 2016

ER -

Von denselben Autoren