Customizing a VLIW-SIMD Application-Specific Instruction-Set Processor for Hearing Aid Devices

Publikation: Beitrag in Buch/Bericht/Sammelwerk/Konferenzband › Aufsatz in Konferenzband › Forschung › Peer-Review

Autoren

Organisationseinheiten

Externe Organisationen

  • Exzellenzcluster Hearing4all
Forschungs-netzwerk anzeigen

Details

OriginalspracheEnglisch
Titel des SammelwerksProceedings of the 2014 IEEE Workshop on Signal Processing Systems
UntertitelDesign and Implementation
Herausgeber (Verlag)IEEE Computer Society
ISBN (elektronisch)9781479965885
PublikationsstatusVeröffentlicht - 18 Dez. 2014
Veranstaltung2014 IEEE Workshop on Signal Processing Systems, SiPS 2014 - Belfast, Großbritannien / Vereinigtes Königreich
Dauer: 20 Okt. 2014 → 22 Okt. 2014

ASJC Scopus Sachgebiete

Zitieren

Customizing a VLIW-SIMD Application-Specific Instruction-Set Processor for Hearing Aid Devices. / Hartig, Julian; Gerlach, Lukas; Payá-Vayá, Guillermo et al.
Proceedings of the 2014 IEEE Workshop on Signal Processing Systems: Design and Implementation. IEEE Computer Society, 2014.

Publikation: Beitrag in Buch/Bericht/Sammelwerk/Konferenzband › Aufsatz in Konferenzband › Forschung › Peer-Review

Hartig, J, Gerlach, L, Payá-Vayá, G & Blume, H 2014, Customizing a VLIW-SIMD Application-Specific Instruction-Set Processor for Hearing Aid Devices. in Proceedings of the 2014 IEEE Workshop on Signal Processing Systems: Design and Implementation. IEEE Computer Society, 2014 IEEE Workshop on Signal Processing Systems, SiPS 2014, Belfast, Großbritannien / Vereinigtes Königreich, 20 Okt. 2014. https://doi.org/10.1109/SiPS.2014.6986072
Hartig, J., Gerlach, L., Payá-Vayá, G., & Blume, H. (2014). Customizing a VLIW-SIMD Application-Specific Instruction-Set Processor for Hearing Aid Devices. In Proceedings of the 2014 IEEE Workshop on Signal Processing Systems: Design and Implementation IEEE Computer Society. https://doi.org/10.1109/SiPS.2014.6986072
Hartig J, Gerlach L, Payá-Vayá G, Blume H. Customizing a VLIW-SIMD Application-Specific Instruction-Set Processor for Hearing Aid Devices. in Proceedings of the 2014 IEEE Workshop on Signal Processing Systems: Design and Implementation. IEEE Computer Society. 2014 doi: 10.1109/SiPS.2014.6986072
Hartig, Julian ; Gerlach, Lukas ; Payá-Vayá, Guillermo et al. / Customizing a VLIW-SIMD Application-Specific Instruction-Set Processor for Hearing Aid Devices. Proceedings of the 2014 IEEE Workshop on Signal Processing Systems: Design and Implementation. IEEE Computer Society, 2014.
Download
@inproceedings{1941aaf0f4964a9e8337b30aa7ce9475,
title = "Customizing a VLIW-SIMD Application-Specific Instruction-Set Processor for Hearing Aid Devices",
author = "Julian Hartig and Lukas Gerlach and Guillermo Pay{\'a}-Vay{\'a} and Holger Blume",
year = "2014",
month = dec,
day = "18",
doi = "10.1109/SiPS.2014.6986072",
language = "English",
booktitle = "Proceedings of the 2014 IEEE Workshop on Signal Processing Systems",
publisher = "IEEE Computer Society",
address = "United States",
note = "2014 IEEE Workshop on Signal Processing Systems, SiPS 2014 ; Conference date: 20-10-2014 Through 22-10-2014",

}

Download

TY - GEN

T1 - Customizing a VLIW-SIMD Application-Specific Instruction-Set Processor for Hearing Aid Devices

AU - Hartig, Julian

AU - Gerlach, Lukas

AU - Payá-Vayá, Guillermo

AU - Blume, Holger

PY - 2014/12/18

Y1 - 2014/12/18

UR - http://www.scopus.com/inward/record.url?scp=84920267530&partnerID=8YFLogxK

U2 - 10.1109/SiPS.2014.6986072

DO - 10.1109/SiPS.2014.6986072

M3 - Conference contribution

AN - SCOPUS:84920267530

BT - Proceedings of the 2014 IEEE Workshop on Signal Processing Systems

PB - IEEE Computer Society

T2 - 2014 IEEE Workshop on Signal Processing Systems, SiPS 2014

Y2 - 20 October 2014 through 22 October 2014

ER -

Von denselben Autoren

  1. High Temperature In-Order RISC-V Processor with Heterogeneous Pipeline and Out-of-Order Write-Back Mechanism

    Publikation: Beitrag in Buch/Bericht/Sammelwerk/Konferenzband › Aufsatz in Konferenzband › Forschung › Peer-Review

  2. Ethernet-based lighting-architecture: Image stabilization for high-resolution light functions

    Publikation: Konferenzbeitrag › Vortragsfolien › Forschung › Peer-Review

  3. An Intelligent and Efficient Workflow for Path-Oriented 3D Bioprinting of Tubular Scaffolds

    Publikation: Beitrag in Fachzeitschrift › Artikel › Forschung › Peer-Review

  4. Sub-Microsecond Time Synchronization for Network-Connected Microcontrollers

    Publikation: Beitrag in Buch/Bericht/Sammelwerk/Konferenzband › Aufsatz in Konferenzband › Forschung › Peer-Review

  5. An Optimized FPGA Implementation of SAR Backprojection Autofocus

    Publikation: Beitrag in Buch/Bericht/Sammelwerk/Konferenzband › Aufsatz in Konferenzband › Forschung › Peer-Review