Details
| Originalsprache | Englisch |
|---|---|
| Titel des Sammelwerks | ANALOG 2018 |
| Untertitel | Meet Your CAD Guy / Meet Your Designer - 16. GMM/ITG-Fachtagung |
| Herausgeber (Verlag) | VDE Verlag GmbH |
| Seiten | 74-79 |
| Seitenumfang | 6 |
| ISBN (elektronisch) | 9783800747542 |
| Publikationsstatus | Veröffentlicht - 2018 |
| Veranstaltung | 16. GMM/ITG-Fachtagung ANALOG 2018: Meet Your CAD Guy / Meet Your Designer - 16th GMM/ITG Symposium ANALOG 2018: Meet Your CAD Guy/Meet Your Designer - Munchen/Neubiberg, Deutschland Dauer: 13 Sept. 2018 → 14 Sept. 2018 |
Publikationsreihe
| Name | ANALOG 2018: Meet Your CAD Guy / Meet Your Designer - 16. GMM/ITG-Fachtagung |
|---|
Abstract
The metric driven verification methodology using a coverage concept is well-established in digital design. Analog circuits are much more heterogeneous with continuous parameter and state spaces. Therefore, the coverage concept has not been well defined and has not been used for analog circuits so far. Rapidly increasing verification quality demand motivate a new attempt to analog verification coverage. We present a systematic approach to define coverage based verification of analog and mixed-signal circuits. A base coverage model is derived by starting from the fundamental equation system. Based on this, several applied coverage models can be identified. This leads to a set of coverage metric definitions and their relation to real-life verification tasks. Examples illustrate the presented systematic approach and how existing verification tools will fit into the coverage based methodology presented and how upcoming methods like formal analog verification help to increase the verification coverage.
ASJC Scopus Sachgebiete
- Informatik (insg.)
- Hardware und Architektur
- Informatik (insg.)
- Signalverarbeitung
- Werkstoffwissenschaften (insg.)
- Oberflächen, Beschichtungen und Folien
Zitieren
- Standard
- Harvard
- Apa
- Vancouver
- BibTex
- RIS
ANALOG 2018: Meet Your CAD Guy / Meet Your Designer - 16. GMM/ITG-Fachtagung. VDE Verlag GmbH, 2018. S. 74-79 (ANALOG 2018: Meet Your CAD Guy / Meet Your Designer - 16. GMM/ITG-Fachtagung).
Publikation: Beitrag in Buch/Bericht/Sammelwerk/Konferenzband › Aufsatz in Konferenzband › Forschung › Peer-Review
}
TY - GEN
T1 - Coverage measures and a unified coverage model for analog circuit design
AU - Fürtig, Andreas
AU - Hedrich, Lars
AU - Hartong, Walter
AU - Olbrich, Markus
AU - Rechmal, Malgorzata
N1 - Publisher Copyright: © VDE VERLAG GMBH ∙ Berlin ∙ Offenbach Copyright: Copyright 2021 Elsevier B.V., All rights reserved.
PY - 2018
Y1 - 2018
N2 - The metric driven verification methodology using a coverage concept is well-established in digital design. Analog circuits are much more heterogeneous with continuous parameter and state spaces. Therefore, the coverage concept has not been well defined and has not been used for analog circuits so far. Rapidly increasing verification quality demand motivate a new attempt to analog verification coverage. We present a systematic approach to define coverage based verification of analog and mixed-signal circuits. A base coverage model is derived by starting from the fundamental equation system. Based on this, several applied coverage models can be identified. This leads to a set of coverage metric definitions and their relation to real-life verification tasks. Examples illustrate the presented systematic approach and how existing verification tools will fit into the coverage based methodology presented and how upcoming methods like formal analog verification help to increase the verification coverage.
AB - The metric driven verification methodology using a coverage concept is well-established in digital design. Analog circuits are much more heterogeneous with continuous parameter and state spaces. Therefore, the coverage concept has not been well defined and has not been used for analog circuits so far. Rapidly increasing verification quality demand motivate a new attempt to analog verification coverage. We present a systematic approach to define coverage based verification of analog and mixed-signal circuits. A base coverage model is derived by starting from the fundamental equation system. Based on this, several applied coverage models can be identified. This leads to a set of coverage metric definitions and their relation to real-life verification tasks. Examples illustrate the presented systematic approach and how existing verification tools will fit into the coverage based methodology presented and how upcoming methods like formal analog verification help to increase the verification coverage.
UR - http://www.scopus.com/inward/record.url?scp=85099540381&partnerID=8YFLogxK
M3 - Conference contribution
AN - SCOPUS:85099540381
T3 - ANALOG 2018: Meet Your CAD Guy / Meet Your Designer - 16. GMM/ITG-Fachtagung
SP - 74
EP - 79
BT - ANALOG 2018
PB - VDE Verlag GmbH
T2 - 16. GMM/ITG-Fachtagung ANALOG 2018: Meet Your CAD Guy / Meet Your Designer - 16th GMM/ITG Symposium ANALOG 2018: Meet Your CAD Guy/Meet Your Designer
Y2 - 13 September 2018 through 14 September 2018
ER -