CAD tool for the optimization of video signal processor architectures

Publikation: Beitrag in FachzeitschriftKonferenzaufsatz in FachzeitschriftForschungPeer-Review

Autoren

  • H. Kropp
  • M. Schwiegershausen
  • P. Pirsch
Forschungs-netzwerk anzeigen

Details

OriginalspracheEnglisch
Seiten (von - bis)1244-1247
Seitenumfang4
FachzeitschriftProceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP)
Jahrgang2
PublikationsstatusVeröffentlicht - 1996
Veranstaltung1996 IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP. Part 1 (of 6) - Atlanta, GA, USA
Dauer: 7 Mai 199610 Mai 1996

Abstract

This paper presents a system level design methodology and its implementation as CAD tool for the optimization of video signal processor (VSP) architectures. These VSPs, consisting of dedicated as well as programmable modules, are highly suitable for performing composite schemes of image processing algorithms under real time constraints, whereas the optimization aims at the most suitable combination of dedicated and programmable modules for the overall system. Nevertheless, in order to apply optimization techniques, it is mandatory to estimate a set of performance measures like execution time and area expense for each module in advance. Based on these performance measures estimated for a finite set of dedicated and programmable modules, the optimization can be carried out. By using mixed integer linear programming as optimization framework, VSP architectures can be derived, being optimal in terms of chip area and throughput rate.

ASJC Scopus Sachgebiete

Zitieren

CAD tool for the optimization of video signal processor architectures. / Kropp, H.; Schwiegershausen, M.; Pirsch, P.
in: Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP), Jahrgang 2, 1996, S. 1244-1247.

Publikation: Beitrag in FachzeitschriftKonferenzaufsatz in FachzeitschriftForschungPeer-Review

Download
@article{95cea5601ec24eae946cef050989b36c,
title = "CAD tool for the optimization of video signal processor architectures",
abstract = "This paper presents a system level design methodology and its implementation as CAD tool for the optimization of video signal processor (VSP) architectures. These VSPs, consisting of dedicated as well as programmable modules, are highly suitable for performing composite schemes of image processing algorithms under real time constraints, whereas the optimization aims at the most suitable combination of dedicated and programmable modules for the overall system. Nevertheless, in order to apply optimization techniques, it is mandatory to estimate a set of performance measures like execution time and area expense for each module in advance. Based on these performance measures estimated for a finite set of dedicated and programmable modules, the optimization can be carried out. By using mixed integer linear programming as optimization framework, VSP architectures can be derived, being optimal in terms of chip area and throughput rate.",
author = "H. Kropp and M. Schwiegershausen and P. Pirsch",
year = "1996",
language = "English",
volume = "2",
pages = "1244--1247",
journal = "Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP)",
issn = "0736-7791",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
note = "1996 IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP. Part 1 (of 6) ; Conference date: 07-05-1996 Through 10-05-1996",

}

Download

TY - JOUR

T1 - CAD tool for the optimization of video signal processor architectures

AU - Kropp, H.

AU - Schwiegershausen, M.

AU - Pirsch, P.

PY - 1996

Y1 - 1996

N2 - This paper presents a system level design methodology and its implementation as CAD tool for the optimization of video signal processor (VSP) architectures. These VSPs, consisting of dedicated as well as programmable modules, are highly suitable for performing composite schemes of image processing algorithms under real time constraints, whereas the optimization aims at the most suitable combination of dedicated and programmable modules for the overall system. Nevertheless, in order to apply optimization techniques, it is mandatory to estimate a set of performance measures like execution time and area expense for each module in advance. Based on these performance measures estimated for a finite set of dedicated and programmable modules, the optimization can be carried out. By using mixed integer linear programming as optimization framework, VSP architectures can be derived, being optimal in terms of chip area and throughput rate.

AB - This paper presents a system level design methodology and its implementation as CAD tool for the optimization of video signal processor (VSP) architectures. These VSPs, consisting of dedicated as well as programmable modules, are highly suitable for performing composite schemes of image processing algorithms under real time constraints, whereas the optimization aims at the most suitable combination of dedicated and programmable modules for the overall system. Nevertheless, in order to apply optimization techniques, it is mandatory to estimate a set of performance measures like execution time and area expense for each module in advance. Based on these performance measures estimated for a finite set of dedicated and programmable modules, the optimization can be carried out. By using mixed integer linear programming as optimization framework, VSP architectures can be derived, being optimal in terms of chip area and throughput rate.

UR - http://www.scopus.com/inward/record.url?scp=0029725687&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0029725687

VL - 2

SP - 1244

EP - 1247

JO - Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP)

JF - Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP)

SN - 0736-7791

T2 - 1996 IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP. Part 1 (of 6)

Y2 - 7 May 1996 through 10 May 1996

ER -