Benefits of macro-based multi-FPGA partitioning for video processing applications

Publikation: Beitrag in Buch/Bericht/Sammelwerk/Konferenzband › Aufsatz in Konferenzband › Forschung › Peer-Review

Autoren

  • J. Martín-Langerwerf
  • C. Reuter
  • H. Kropp
  • P. Pirsch

Organisationseinheiten

Forschungs-netzwerk anzeigen

Details

OriginalspracheEnglisch
Titel des SammelwerksProceedings
Untertitel13th IEEE International Workshop on Rapid System Prototyping, RSP 2002
Herausgeber (Verlag)IEEE Computer Society
Seiten60-65
Seitenumfang6
ISBN (elektronisch)076951703X
PublikationsstatusVeröffentlicht - 2002
Veranstaltung13th IEEE International Workshop on Rapid System Prototyping, RSP 2002 - Darmstadt, Deutschland
Dauer: 1 Juli 2002 → 3 Juli 2002

Publikationsreihe

NameProceedings of the International Workshop on Rapid System Prototyping
Band2002-January
ISSN (Print)1074-6005

Abstract

Large rapid-prototyping systems comprising several FPGAs become more and more the tool at hand to verify complete hardware systems at an early stage of development for first time success. Although hardware capability is growing rapidly the appropriate software tools are lacking in mapping performance and quality. It is especially difficult to meet certain real-time constraints when a design is distributed among several FPGAs. We propose a macro-based partitioning methodology that significantly improves turnaround times and leads to very compact hardware realizations. We demonstrate the benefits of our approach for a real-time video processing application. In addition, compilation time and hardware resources could be reduced by 35% and 45%, respectively.

ASJC Scopus Sachgebiete

Zitieren

Benefits of macro-based multi-FPGA partitioning for video processing applications. / Martín-Langerwerf, J.; Reuter, C.; Kropp, H. et al.
Proceedings : 13th IEEE International Workshop on Rapid System Prototyping, RSP 2002. IEEE Computer Society, 2002. S. 60-65 1029739 (Proceedings of the International Workshop on Rapid System Prototyping; Band 2002-January).

Publikation: Beitrag in Buch/Bericht/Sammelwerk/Konferenzband › Aufsatz in Konferenzband › Forschung › Peer-Review

Martín-Langerwerf, J, Reuter, C, Kropp, H & Pirsch, P 2002, Benefits of macro-based multi-FPGA partitioning for video processing applications. in Proceedings : 13th IEEE International Workshop on Rapid System Prototyping, RSP 2002., 1029739, Proceedings of the International Workshop on Rapid System Prototyping, Bd. 2002-January, IEEE Computer Society, S. 60-65, 13th IEEE International Workshop on Rapid System Prototyping, RSP 2002, Darmstadt, Deutschland, 1 Juli 2002. https://doi.org/10.1109/IWRSP.2002.1029739
Martín-Langerwerf, J., Reuter, C., Kropp, H., & Pirsch, P. (2002). Benefits of macro-based multi-FPGA partitioning for video processing applications. In Proceedings : 13th IEEE International Workshop on Rapid System Prototyping, RSP 2002 (S. 60-65). Artikel 1029739 (Proceedings of the International Workshop on Rapid System Prototyping; Band 2002-January). IEEE Computer Society. https://doi.org/10.1109/IWRSP.2002.1029739
Martín-Langerwerf J, Reuter C, Kropp H, Pirsch P. Benefits of macro-based multi-FPGA partitioning for video processing applications. in Proceedings : 13th IEEE International Workshop on Rapid System Prototyping, RSP 2002. IEEE Computer Society. 2002. S. 60-65. 1029739. (Proceedings of the International Workshop on Rapid System Prototyping). doi: 10.1109/IWRSP.2002.1029739
Martín-Langerwerf, J. ; Reuter, C. ; Kropp, H. et al. / Benefits of macro-based multi-FPGA partitioning for video processing applications. Proceedings : 13th IEEE International Workshop on Rapid System Prototyping, RSP 2002. IEEE Computer Society, 2002. S. 60-65 (Proceedings of the International Workshop on Rapid System Prototyping).
Download
@inproceedings{6db73af24fe14f7983e7a6474c951ce2,
title = "Benefits of macro-based multi-FPGA partitioning for video processing applications",
abstract = "Large rapid-prototyping systems comprising several FPGAs become more and more the tool at hand to verify complete hardware systems at an early stage of development for first time success. Although hardware capability is growing rapidly the appropriate software tools are lacking in mapping performance and quality. It is especially difficult to meet certain real-time constraints when a design is distributed among several FPGAs. We propose a macro-based partitioning methodology that significantly improves turnaround times and leads to very compact hardware realizations. We demonstrate the benefits of our approach for a real-time video processing application. In addition, compilation time and hardware resources could be reduced by 35% and 45%, respectively.",
keywords = "Circuit simulation, Emulation, Field programmable gate arrays, Hardware, Image processing, Prototypes, Real time systems, Signal processing algorithms, Software prototyping, Throughput",
author = "J. Mart{\'i}n-Langerwerf and C. Reuter and H. Kropp and P. Pirsch",
year = "2002",
doi = "10.1109/IWRSP.2002.1029739",
language = "English",
series = "Proceedings of the International Workshop on Rapid System Prototyping",
publisher = "IEEE Computer Society",
pages = "60--65",
booktitle = "Proceedings",
address = "United States",
note = "13th IEEE International Workshop on Rapid System Prototyping, RSP 2002 ; Conference date: 01-07-2002 Through 03-07-2002",

}

Download

TY - GEN

T1 - Benefits of macro-based multi-FPGA partitioning for video processing applications

AU - Martín-Langerwerf, J.

AU - Reuter, C.

AU - Kropp, H.

AU - Pirsch, P.

PY - 2002

Y1 - 2002

N2 - Large rapid-prototyping systems comprising several FPGAs become more and more the tool at hand to verify complete hardware systems at an early stage of development for first time success. Although hardware capability is growing rapidly the appropriate software tools are lacking in mapping performance and quality. It is especially difficult to meet certain real-time constraints when a design is distributed among several FPGAs. We propose a macro-based partitioning methodology that significantly improves turnaround times and leads to very compact hardware realizations. We demonstrate the benefits of our approach for a real-time video processing application. In addition, compilation time and hardware resources could be reduced by 35% and 45%, respectively.

AB - Large rapid-prototyping systems comprising several FPGAs become more and more the tool at hand to verify complete hardware systems at an early stage of development for first time success. Although hardware capability is growing rapidly the appropriate software tools are lacking in mapping performance and quality. It is especially difficult to meet certain real-time constraints when a design is distributed among several FPGAs. We propose a macro-based partitioning methodology that significantly improves turnaround times and leads to very compact hardware realizations. We demonstrate the benefits of our approach for a real-time video processing application. In addition, compilation time and hardware resources could be reduced by 35% and 45%, respectively.

KW - Circuit simulation

KW - Emulation

KW - Field programmable gate arrays

KW - Hardware

KW - Image processing

KW - Prototypes

KW - Real time systems

KW - Signal processing algorithms

KW - Software prototyping

KW - Throughput

UR - http://www.scopus.com/inward/record.url?scp=52949094859&partnerID=8YFLogxK

U2 - 10.1109/IWRSP.2002.1029739

DO - 10.1109/IWRSP.2002.1029739

M3 - Conference contribution

AN - SCOPUS:52949094859

T3 - Proceedings of the International Workshop on Rapid System Prototyping

SP - 60

EP - 65

BT - Proceedings

PB - IEEE Computer Society

T2 - 13th IEEE International Workshop on Rapid System Prototyping, RSP 2002

Y2 - 1 July 2002 through 3 July 2002

ER -