Architecture of an image rendering co-processor for MPEG-4 visual compositing

Publikation: Beitrag in Fachzeitschrift › Artikel › Forschung › Peer-Review

Autoren

  • M. Berekovic
  • P. Pirsch
  • T. Selinger
  • K. I. Wels
  • C. Miro
  • A. Lafage
  • C. Heer
  • G. Ghigo

Organisationseinheiten

Externe Organisationen

  • Fraunhofer-Institut für Nachrichtentechnik, Heinrich-Hertz-Institut (HHI)
  • Télécom ParisTech
  • Infineon Technologies AG
  • Centro Studi e Laboratori Telecomunicazioni (CSELT)
Forschungs-netzwerk anzeigen

Details

OriginalspracheEnglisch
Seiten (von - bis)157-171
Seitenumfang15
FachzeitschriftJournal of VLSI Signal Processing Systems for Signal, Image, and Video Technology
Jahrgang31
Ausgabenummer2
PublikationsstatusVeröffentlicht - 1 Juli 2002

Abstract

The TANGRAM VLSI co-processor is intended as a building block for use in system-on-chip (SOC) designs for the versatile MPEG-4 multimedia standard. It is designed to perform the computation intensive final step of MPEG-4 video decoding: compositing of scenes at the display. This includes warping and alpha blending of multiple full-screen video textures in real-time. TANGRAM consists of a RISC control processor and multiple powerful arithmetic units that perform rendering calculations directly in hardware. This hybrid architecture enables adaptation to changes in algorithms or support for different video-formats in software. Communication to a host CPU and video decoding hardware is done via the very common PI-bus on-chip interface. TANGRAM directly interfaces with the ITU-R601/656 digital video output. VHDL implementation and synthesis for a 0.35 μ standardcell library provide an estimate of 100 MHz achievable clock frequency (worst-case), 52 mm2 overall area and 1 Watt power dissipation. TANGRAM has sufficient performance for rendering of MPEG-4 Main Profile@Layer3 scenes (ITU-R 601).

ASJC Scopus Sachgebiete

Zitieren

Architecture of an image rendering co-processor for MPEG-4 visual compositing. / Berekovic, M.; Pirsch, P.; Selinger, T. et al.
in: Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, Jahrgang 31, Nr. 2, 01.07.2002, S. 157-171.

Publikation: Beitrag in Fachzeitschrift › Artikel › Forschung › Peer-Review

Berekovic M, Pirsch P, Selinger T, Wels KI, Miro C, Lafage A et al. Architecture of an image rendering co-processor for MPEG-4 visual compositing. Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology. 2002 Jul 1;31(2):157-171. doi: 10.1023/A:1015345406334
Download
@article{efdd5887e5144c8db0eab9097986a485,
title = "Architecture of an image rendering co-processor for MPEG-4 visual compositing",
abstract = "The TANGRAM VLSI co-processor is intended as a building block for use in system-on-chip (SOC) designs for the versatile MPEG-4 multimedia standard. It is designed to perform the computation intensive final step of MPEG-4 video decoding: compositing of scenes at the display. This includes warping and alpha blending of multiple full-screen video textures in real-time. TANGRAM consists of a RISC control processor and multiple powerful arithmetic units that perform rendering calculations directly in hardware. This hybrid architecture enables adaptation to changes in algorithms or support for different video-formats in software. Communication to a host CPU and video decoding hardware is done via the very common PI-bus on-chip interface. TANGRAM directly interfaces with the ITU-R601/656 digital video output. VHDL implementation and synthesis for a 0.35 μ standardcell library provide an estimate of 100 MHz achievable clock frequency (worst-case), 52 mm2 overall area and 1 Watt power dissipation. TANGRAM has sufficient performance for rendering of MPEG-4 Main Profile@Layer3 scenes (ITU-R 601).",
keywords = "Blending, Compositing, MPEG-4 main profile, Sprites, Video object plane (VOP), Warping",
author = "M. Berekovic and P. Pirsch and T. Selinger and Wels, {K. I.} and C. Miro and A. Lafage and C. Heer and G. Ghigo",
year = "2002",
month = jul,
day = "1",
doi = "10.1023/A:1015345406334",
language = "English",
volume = "31",
pages = "157--171",
journal = "Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology",
issn = "1387-5485",
publisher = "Springer New York",
number = "2",

}

Download

TY - JOUR

T1 - Architecture of an image rendering co-processor for MPEG-4 visual compositing

AU - Berekovic, M.

AU - Pirsch, P.

AU - Selinger, T.

AU - Wels, K. I.

AU - Miro, C.

AU - Lafage, A.

AU - Heer, C.

AU - Ghigo, G.

PY - 2002/7/1

Y1 - 2002/7/1

N2 - The TANGRAM VLSI co-processor is intended as a building block for use in system-on-chip (SOC) designs for the versatile MPEG-4 multimedia standard. It is designed to perform the computation intensive final step of MPEG-4 video decoding: compositing of scenes at the display. This includes warping and alpha blending of multiple full-screen video textures in real-time. TANGRAM consists of a RISC control processor and multiple powerful arithmetic units that perform rendering calculations directly in hardware. This hybrid architecture enables adaptation to changes in algorithms or support for different video-formats in software. Communication to a host CPU and video decoding hardware is done via the very common PI-bus on-chip interface. TANGRAM directly interfaces with the ITU-R601/656 digital video output. VHDL implementation and synthesis for a 0.35 μ standardcell library provide an estimate of 100 MHz achievable clock frequency (worst-case), 52 mm2 overall area and 1 Watt power dissipation. TANGRAM has sufficient performance for rendering of MPEG-4 Main Profile@Layer3 scenes (ITU-R 601).

AB - The TANGRAM VLSI co-processor is intended as a building block for use in system-on-chip (SOC) designs for the versatile MPEG-4 multimedia standard. It is designed to perform the computation intensive final step of MPEG-4 video decoding: compositing of scenes at the display. This includes warping and alpha blending of multiple full-screen video textures in real-time. TANGRAM consists of a RISC control processor and multiple powerful arithmetic units that perform rendering calculations directly in hardware. This hybrid architecture enables adaptation to changes in algorithms or support for different video-formats in software. Communication to a host CPU and video decoding hardware is done via the very common PI-bus on-chip interface. TANGRAM directly interfaces with the ITU-R601/656 digital video output. VHDL implementation and synthesis for a 0.35 μ standardcell library provide an estimate of 100 MHz achievable clock frequency (worst-case), 52 mm2 overall area and 1 Watt power dissipation. TANGRAM has sufficient performance for rendering of MPEG-4 Main Profile@Layer3 scenes (ITU-R 601).

KW - Blending

KW - Compositing

KW - MPEG-4 main profile

KW - Sprites

KW - Video object plane (VOP)

KW - Warping

UR - http://www.scopus.com/inward/record.url?scp=0036603157&partnerID=8YFLogxK

U2 - 10.1023/A:1015345406334

DO - 10.1023/A:1015345406334

M3 - Article

AN - SCOPUS:0036603157

VL - 31

SP - 157

EP - 171

JO - Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology

JF - Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology

SN - 1387-5485

IS - 2

ER -