An FPGA architecture for velocity independent backprojection in FMCW-based SAR systems

Publikation: Beitrag in Buch/Bericht/Sammelwerk/Konferenzband › Aufsatz in Konferenzband › Forschung › Peer-Review

Autoren

Organisationseinheiten

Forschungs-netzwerk anzeigen

Details

OriginalspracheEnglisch
Titel des Sammelwerks2016 IEEE International Symposium on Signal Processing and Information Technology (ISSPIT)
Herausgeber (Verlag)IEEE Computer Society
Seiten252-257
Seitenumfang6
ISBN (elektronisch)9781509058440
ISBN (Print)978-1-5090-5845-7
PublikationsstatusVeröffentlicht - 27 März 2017
Veranstaltung2016 IEEE International Symposium on Signal Processing and Information Technology, ISSPIT 2016 - Limassol, Zypern
Dauer: 12 Dez. 2016 → 14 Dez. 2016

ASJC Scopus Sachgebiete

Zitieren

An FPGA architecture for velocity independent backprojection in FMCW-based SAR systems. / Cholewa, F.; Wielage, M.; Pirsch, P. et al.
2016 IEEE International Symposium on Signal Processing and Information Technology (ISSPIT). IEEE Computer Society, 2017. S. 252-257.

Publikation: Beitrag in Buch/Bericht/Sammelwerk/Konferenzband › Aufsatz in Konferenzband › Forschung › Peer-Review

Cholewa, F, Wielage, M, Pirsch, P & Blume, H 2017, An FPGA architecture for velocity independent backprojection in FMCW-based SAR systems. in 2016 IEEE International Symposium on Signal Processing and Information Technology (ISSPIT). IEEE Computer Society, S. 252-257, 2016 IEEE International Symposium on Signal Processing and Information Technology, ISSPIT 2016, Limassol, Zypern, 12 Dez. 2016. https://doi.org/10.1109/ISSPIT.2016.7886044
Cholewa, F., Wielage, M., Pirsch, P., & Blume, H. (2017). An FPGA architecture for velocity independent backprojection in FMCW-based SAR systems. In 2016 IEEE International Symposium on Signal Processing and Information Technology (ISSPIT) (S. 252-257). IEEE Computer Society. https://doi.org/10.1109/ISSPIT.2016.7886044
Cholewa F, Wielage M, Pirsch P, Blume H. An FPGA architecture for velocity independent backprojection in FMCW-based SAR systems. in 2016 IEEE International Symposium on Signal Processing and Information Technology (ISSPIT). IEEE Computer Society. 2017. S. 252-257 doi: 10.1109/ISSPIT.2016.7886044
Cholewa, F. ; Wielage, M. ; Pirsch, P. et al. / An FPGA architecture for velocity independent backprojection in FMCW-based SAR systems. 2016 IEEE International Symposium on Signal Processing and Information Technology (ISSPIT). IEEE Computer Society, 2017. S. 252-257
Download
@inproceedings{7eb017a81faf474e8e03bd0fba9c2e38,
title = "An FPGA architecture for velocity independent backprojection in FMCW-based SAR systems",
keywords = "FMCW, FPGA, GBP, Global-Backprojection, parallelism, SAR, start-stop-approximation, velocity-independent",
author = "F. Cholewa and M. Wielage and P. Pirsch and H. Blume",
year = "2017",
month = mar,
day = "27",
doi = "10.1109/ISSPIT.2016.7886044",
language = "English",
isbn = "978-1-5090-5845-7",
pages = "252--257",
booktitle = "2016 IEEE International Symposium on Signal Processing and Information Technology (ISSPIT)",
publisher = "IEEE Computer Society",
address = "United States",
note = "2016 IEEE International Symposium on Signal Processing and Information Technology, ISSPIT 2016 ; Conference date: 12-12-2016 Through 14-12-2016",

}

Download

TY - GEN

T1 - An FPGA architecture for velocity independent backprojection in FMCW-based SAR systems

AU - Cholewa, F.

AU - Wielage, M.

AU - Pirsch, P.

AU - Blume, H.

PY - 2017/3/27

Y1 - 2017/3/27

KW - FMCW

KW - FPGA

KW - GBP

KW - Global-Backprojection

KW - parallelism

KW - SAR

KW - start-stop-approximation

KW - velocity-independent

U2 - 10.1109/ISSPIT.2016.7886044

DO - 10.1109/ISSPIT.2016.7886044

M3 - Conference contribution

AN - SCOPUS:85017606211

SN - 978-1-5090-5845-7

SP - 252

EP - 257

BT - 2016 IEEE International Symposium on Signal Processing and Information Technology (ISSPIT)

PB - IEEE Computer Society

T2 - 2016 IEEE International Symposium on Signal Processing and Information Technology, ISSPIT 2016

Y2 - 12 December 2016 through 14 December 2016

ER -

Von denselben Autoren

  1. High Temperature In-Order RISC-V Processor with Heterogeneous Pipeline and Out-of-Order Write-Back Mechanism

    Publikation: Beitrag in Buch/Bericht/Sammelwerk/Konferenzband › Aufsatz in Konferenzband › Forschung › Peer-Review

  2. Ethernet-based lighting-architecture: Image stabilization for high-resolution light functions

    Publikation: Konferenzbeitrag › Vortragsfolien › Forschung › Peer-Review

  3. An Intelligent and Efficient Workflow for Path-Oriented 3D Bioprinting of Tubular Scaffolds

    Publikation: Beitrag in Fachzeitschrift › Artikel › Forschung › Peer-Review

  4. Sub-Microsecond Time Synchronization for Network-Connected Microcontrollers

    Publikation: Beitrag in Buch/Bericht/Sammelwerk/Konferenzband › Aufsatz in Konferenzband › Forschung › Peer-Review

  5. An Optimized FPGA Implementation of SAR Backprojection Autofocus

    Publikation: Beitrag in Buch/Bericht/Sammelwerk/Konferenzband › Aufsatz in Konferenzband › Forschung › Peer-Review