Accelerated Mixed-Signal Simulations Using Multi-Core Architecture

Publikation: KonferenzbeitragPaperForschungPeer-Review

Autoren

  • Sara Divanbeigi
  • Evan Aditya
  • Markus Olbrich
Forschungs-netzwerk anzeigen

Details

OriginalspracheEnglisch
Seiten27-31
Seitenumfang5
PublikationsstatusVeröffentlicht - 2017
Veranstaltung2017Frontiers in Analog CAD, FAC 2017 - Frankfurt am Main, Deutschland
Dauer: 21 Juli 201722 Juli 2017

Konferenz

Konferenz2017Frontiers in Analog CAD, FAC 2017
Land/GebietDeutschland
OrtFrankfurt am Main
Zeitraum21 Juli 201722 Juli 2017

Abstract

With every technological achievement in electronics, new applications and concepts can be realized in circuits. One such concept is System-on-Chip (SoC) that enables developers to integrate a whole system on one physical chip. This is normally used to combine analog and digital systems. Nevertheless, prototyping such a system is resource intensive. This is caused by detailed requirements of analog components, especially nonlinear characteristics, taking the majority of computation resource. Several methods have been implemented to reduce the load, such as by changing the nonlinear behavior to a piecewise linear model and more abstract language description, e.g. SystemC instead of HDL. On the hardware perspective, runtime reduction through clock frequency scaling already reached saturation point, where any improvement only provides a marginal decrease. This and the prevalence of multi-core processors give rise to importance of parallelizing software to utilize the capabilities provided by the platform. Here we present modifications of PRAISE (Piecewise Rapid Analog Integrated Simulation Environment) to enable utilization of the multicore processors. Using the framework provided by the OpenMP library, we aim for significant runtime reduction. One of the advantages from the implementation is inherent performance increase with the number of nonlinear components, as their computation is independent from each other. The parallelism implementation will be explained and its result discussed in this paper.

ASJC Scopus Sachgebiete

Zitieren

Accelerated Mixed-Signal Simulations Using Multi-Core Architecture. / Divanbeigi, Sara; Aditya, Evan; Olbrich, Markus.
2017. 27-31 Beitrag in 2017Frontiers in Analog CAD, FAC 2017, Frankfurt am Main, Deutschland.

Publikation: KonferenzbeitragPaperForschungPeer-Review

Divanbeigi, S, Aditya, E & Olbrich, M 2017, 'Accelerated Mixed-Signal Simulations Using Multi-Core Architecture', Beitrag in 2017Frontiers in Analog CAD, FAC 2017, Frankfurt am Main, Deutschland, 21 Juli 2017 - 22 Juli 2017 S. 27-31.
Divanbeigi, S., Aditya, E., & Olbrich, M. (2017). Accelerated Mixed-Signal Simulations Using Multi-Core Architecture. 27-31. Beitrag in 2017Frontiers in Analog CAD, FAC 2017, Frankfurt am Main, Deutschland.
Divanbeigi S, Aditya E, Olbrich M. Accelerated Mixed-Signal Simulations Using Multi-Core Architecture. 2017. Beitrag in 2017Frontiers in Analog CAD, FAC 2017, Frankfurt am Main, Deutschland.
Divanbeigi, Sara ; Aditya, Evan ; Olbrich, Markus. / Accelerated Mixed-Signal Simulations Using Multi-Core Architecture. Beitrag in 2017Frontiers in Analog CAD, FAC 2017, Frankfurt am Main, Deutschland.5 S.
Download
@conference{c3859950ce0a46bf88d7fdf9c08dae9c,
title = "Accelerated Mixed-Signal Simulations Using Multi-Core Architecture",
abstract = "With every technological achievement in electronics, new applications and concepts can be realized in circuits. One such concept is System-on-Chip (SoC) that enables developers to integrate a whole system on one physical chip. This is normally used to combine analog and digital systems. Nevertheless, prototyping such a system is resource intensive. This is caused by detailed requirements of analog components, especially nonlinear characteristics, taking the majority of computation resource. Several methods have been implemented to reduce the load, such as by changing the nonlinear behavior to a piecewise linear model and more abstract language description, e.g. SystemC instead of HDL. On the hardware perspective, runtime reduction through clock frequency scaling already reached saturation point, where any improvement only provides a marginal decrease. This and the prevalence of multi-core processors give rise to importance of parallelizing software to utilize the capabilities provided by the platform. Here we present modifications of PRAISE (Piecewise Rapid Analog Integrated Simulation Environment) to enable utilization of the multicore processors. Using the framework provided by the OpenMP library, we aim for significant runtime reduction. One of the advantages from the implementation is inherent performance increase with the number of nonlinear components, as their computation is independent from each other. The parallelism implementation will be explained and its result discussed in this paper.",
author = "Sara Divanbeigi and Evan Aditya and Markus Olbrich",
note = "Publisher Copyright: {\textcopyright} FAC 2017. Copyright: Copyright 2021 Elsevier B.V., All rights reserved.; 2017Frontiers in Analog CAD, FAC 2017 ; Conference date: 21-07-2017 Through 22-07-2017",
year = "2017",
language = "English",
pages = "27--31",

}

Download

TY - CONF

T1 - Accelerated Mixed-Signal Simulations Using Multi-Core Architecture

AU - Divanbeigi, Sara

AU - Aditya, Evan

AU - Olbrich, Markus

N1 - Publisher Copyright: © FAC 2017. Copyright: Copyright 2021 Elsevier B.V., All rights reserved.

PY - 2017

Y1 - 2017

N2 - With every technological achievement in electronics, new applications and concepts can be realized in circuits. One such concept is System-on-Chip (SoC) that enables developers to integrate a whole system on one physical chip. This is normally used to combine analog and digital systems. Nevertheless, prototyping such a system is resource intensive. This is caused by detailed requirements of analog components, especially nonlinear characteristics, taking the majority of computation resource. Several methods have been implemented to reduce the load, such as by changing the nonlinear behavior to a piecewise linear model and more abstract language description, e.g. SystemC instead of HDL. On the hardware perspective, runtime reduction through clock frequency scaling already reached saturation point, where any improvement only provides a marginal decrease. This and the prevalence of multi-core processors give rise to importance of parallelizing software to utilize the capabilities provided by the platform. Here we present modifications of PRAISE (Piecewise Rapid Analog Integrated Simulation Environment) to enable utilization of the multicore processors. Using the framework provided by the OpenMP library, we aim for significant runtime reduction. One of the advantages from the implementation is inherent performance increase with the number of nonlinear components, as their computation is independent from each other. The parallelism implementation will be explained and its result discussed in this paper.

AB - With every technological achievement in electronics, new applications and concepts can be realized in circuits. One such concept is System-on-Chip (SoC) that enables developers to integrate a whole system on one physical chip. This is normally used to combine analog and digital systems. Nevertheless, prototyping such a system is resource intensive. This is caused by detailed requirements of analog components, especially nonlinear characteristics, taking the majority of computation resource. Several methods have been implemented to reduce the load, such as by changing the nonlinear behavior to a piecewise linear model and more abstract language description, e.g. SystemC instead of HDL. On the hardware perspective, runtime reduction through clock frequency scaling already reached saturation point, where any improvement only provides a marginal decrease. This and the prevalence of multi-core processors give rise to importance of parallelizing software to utilize the capabilities provided by the platform. Here we present modifications of PRAISE (Piecewise Rapid Analog Integrated Simulation Environment) to enable utilization of the multicore processors. Using the framework provided by the OpenMP library, we aim for significant runtime reduction. One of the advantages from the implementation is inherent performance increase with the number of nonlinear components, as their computation is independent from each other. The parallelism implementation will be explained and its result discussed in this paper.

UR - http://www.scopus.com/inward/record.url?scp=85099576593&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:85099576593

SP - 27

EP - 31

T2 - 2017Frontiers in Analog CAD, FAC 2017

Y2 - 21 July 2017 through 22 July 2017

ER -