Details
| Originalsprache | Englisch |
|---|---|
| Titel des Sammelwerks | 1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992 |
| Herausgeber (Verlag) | Institute of Electrical and Electronics Engineers Inc. |
| Seiten | 1685-1688 |
| Seitenumfang | 4 |
| ISBN (elektronisch) | 0780305930 |
| Publikationsstatus | Veröffentlicht - 1992 |
| Veranstaltung | 1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992 - San Diego, USA / Vereinigte Staaten Dauer: 10 Mai 1992 → 13 Mai 1992 |
Publikationsreihe
| Name | Proceedings - IEEE International Symposium on Circuits and Systems |
|---|---|
| Band | 4 |
| ISSN (Print) | 0271-4310 |
Abstract
This paper discusses a VLSI based multiprocessor architecture for real-time processing of video coding applications. The architecture consists of multiple identical processing elements and is characterized as MIMD (Multiple Instruction Multiple Data). The architecture of a processing element is based on a standard processor core, e. g. a RISC processor, and a low level coprocessor. The low level coprocessor is adapted to parallel processing of convolution-like operations. The performance of the architecture is discussed withrespectto the processing time for hybrid coding algorithms as well as to the required silicon area.
ASJC Scopus Sachgebiete
- Ingenieurwesen (insg.)
- Elektrotechnik und Elektronik
Zitieren
- Standard
- Harvard
- Apa
- Vancouver
- BibTex
- RIS
1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992. Institute of Electrical and Electronics Engineers Inc., 1992. S. 1685-1688 230352 (Proceedings - IEEE International Symposium on Circuits and Systems; Band 4).
Publikation: Beitrag in Buch/Bericht/Sammelwerk/Konferenzband › Aufsatz in Konferenzband › Forschung › Peer-Review
}
TY - GEN
T1 - A VLSI based multiprocessor architecture for video signal processing
AU - Jeschke, Hartwig
AU - Gaedke, Klaus
AU - Pirsch, Peter
PY - 1992
Y1 - 1992
N2 - This paper discusses a VLSI based multiprocessor architecture for real-time processing of video coding applications. The architecture consists of multiple identical processing elements and is characterized as MIMD (Multiple Instruction Multiple Data). The architecture of a processing element is based on a standard processor core, e. g. a RISC processor, and a low level coprocessor. The low level coprocessor is adapted to parallel processing of convolution-like operations. The performance of the architecture is discussed withrespectto the processing time for hybrid coding algorithms as well as to the required silicon area.
AB - This paper discusses a VLSI based multiprocessor architecture for real-time processing of video coding applications. The architecture consists of multiple identical processing elements and is characterized as MIMD (Multiple Instruction Multiple Data). The architecture of a processing element is based on a standard processor core, e. g. a RISC processor, and a low level coprocessor. The low level coprocessor is adapted to parallel processing of convolution-like operations. The performance of the architecture is discussed withrespectto the processing time for hybrid coding algorithms as well as to the required silicon area.
UR - http://www.scopus.com/inward/record.url?scp=84959165570&partnerID=8YFLogxK
U2 - 10.1109/ISCAS.1992.230352
DO - 10.1109/ISCAS.1992.230352
M3 - Conference contribution
AN - SCOPUS:84959165570
T3 - Proceedings - IEEE International Symposium on Circuits and Systems
SP - 1685
EP - 1688
BT - 1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992
Y2 - 10 May 1992 through 13 May 1992
ER -