A video signal processor for MIMD multiprocessing

Publikation: Beitrag in Buch/Bericht/Sammelwerk/KonferenzbandAufsatz in KonferenzbandForschungPeer-Review

Autoren

  • Jörg Hilgenstock
  • Klaus Herrmann
  • Jan Otterstedt
  • Dirk Niggemeyer
  • Peter Pirsch
Forschungs-netzwerk anzeigen

Details

OriginalspracheEnglisch
Titel des SammelwerksProceedings 1998
UntertitelDesign and Automation Conference, DAC 1998
Herausgeber (Verlag)Institute of Electrical and Electronics Engineers Inc.
Seiten50-55
Seitenumfang6
ISBN (Print)078034409X
PublikationsstatusVeröffentlicht - Mai 1998
Veranstaltung35th Design and Automation Conference, DAC 1998 - San Francisco, USA / Vereinigte Staaten
Dauer: 15 Juni 199819 Juni 1998

Publikationsreihe

NameProceedings - Design Automation Conference
ISSN (Print)0738-100X

Abstract

The video signal processor AxPe1280V has been developed for implementation of different video coding applications according to standards like ITU-T H.261/H.263, and ISO MPEG-1I2. It consists of a RISC processor supplemented by a coprocessor for convolution-like low-level tasks. RISC and coprocessor have been implemented in a standard cell design combined with full-custom modules. The processor was fabricated in a 0.5 μm CMOS technology and has a die size of 82 mm2. It provides a peak performance of more than 1 giga arithmetic operations per second (GOPS) at 66 MHz. For processing of very computation-intensive algorithms or high data rates, several processors can be bus-connected to form a MIMD multiprocessor system.

ASJC Scopus Sachgebiete

Zitieren

A video signal processor for MIMD multiprocessing. / Hilgenstock, Jörg; Herrmann, Klaus; Otterstedt, Jan et al.
Proceedings 1998 : Design and Automation Conference, DAC 1998. Institute of Electrical and Electronics Engineers Inc., 1998. S. 50-55 724438 (Proceedings - Design Automation Conference).

Publikation: Beitrag in Buch/Bericht/Sammelwerk/KonferenzbandAufsatz in KonferenzbandForschungPeer-Review

Hilgenstock, J, Herrmann, K, Otterstedt, J, Niggemeyer, D & Pirsch, P 1998, A video signal processor for MIMD multiprocessing. in Proceedings 1998 : Design and Automation Conference, DAC 1998., 724438, Proceedings - Design Automation Conference, Institute of Electrical and Electronics Engineers Inc., S. 50-55, 35th Design and Automation Conference, DAC 1998, San Francisco, USA / Vereinigte Staaten, 15 Juni 1998. https://doi.org/10.1145/277044.277054
Hilgenstock, J., Herrmann, K., Otterstedt, J., Niggemeyer, D., & Pirsch, P. (1998). A video signal processor for MIMD multiprocessing. In Proceedings 1998 : Design and Automation Conference, DAC 1998 (S. 50-55). Artikel 724438 (Proceedings - Design Automation Conference). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1145/277044.277054
Hilgenstock J, Herrmann K, Otterstedt J, Niggemeyer D, Pirsch P. A video signal processor for MIMD multiprocessing. in Proceedings 1998 : Design and Automation Conference, DAC 1998. Institute of Electrical and Electronics Engineers Inc. 1998. S. 50-55. 724438. (Proceedings - Design Automation Conference). doi: 10.1145/277044.277054
Hilgenstock, Jörg ; Herrmann, Klaus ; Otterstedt, Jan et al. / A video signal processor for MIMD multiprocessing. Proceedings 1998 : Design and Automation Conference, DAC 1998. Institute of Electrical and Electronics Engineers Inc., 1998. S. 50-55 (Proceedings - Design Automation Conference).
Download
@inproceedings{24edbdb72e1f4c67a42f1f6dcb5fe0d1,
title = "A video signal processor for MIMD multiprocessing",
abstract = "The video signal processor AxPe1280V has been developed for implementation of different video coding applications according to standards like ITU-T H.261/H.263, and ISO MPEG-1I2. It consists of a RISC processor supplemented by a coprocessor for convolution-like low-level tasks. RISC and coprocessor have been implemented in a standard cell design combined with full-custom modules. The processor was fabricated in a 0.5 μm CMOS technology and has a die size of 82 mm2. It provides a peak performance of more than 1 giga arithmetic operations per second (GOPS) at 66 MHz. For processing of very computation-intensive algorithms or high data rates, several processors can be bus-connected to form a MIMD multiprocessor system.",
author = "J{\"o}rg Hilgenstock and Klaus Herrmann and Jan Otterstedt and Dirk Niggemeyer and Peter Pirsch",
note = "Funding Information: The authors would like to thank Klaus Gaedke and Hartwig Jeschke for their contributions to this project. Furthermore we thank Axel Wemer and Jens Castagne from Philips Semiconductors ASIC Sup- port Centre, Hamburg, for providing full custom modules, the lay-out, and the fabrication of the processor. This work is supported by FhG under contract no. T/F41B/TO183/P1307. ; 35th Design and Automation Conference, DAC 1998 ; Conference date: 15-06-1998 Through 19-06-1998",
year = "1998",
month = may,
doi = "10.1145/277044.277054",
language = "English",
isbn = "078034409X",
series = "Proceedings - Design Automation Conference",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "50--55",
booktitle = "Proceedings 1998",
address = "United States",

}

Download

TY - GEN

T1 - A video signal processor for MIMD multiprocessing

AU - Hilgenstock, Jörg

AU - Herrmann, Klaus

AU - Otterstedt, Jan

AU - Niggemeyer, Dirk

AU - Pirsch, Peter

N1 - Funding Information: The authors would like to thank Klaus Gaedke and Hartwig Jeschke for their contributions to this project. Furthermore we thank Axel Wemer and Jens Castagne from Philips Semiconductors ASIC Sup- port Centre, Hamburg, for providing full custom modules, the lay-out, and the fabrication of the processor. This work is supported by FhG under contract no. T/F41B/TO183/P1307.

PY - 1998/5

Y1 - 1998/5

N2 - The video signal processor AxPe1280V has been developed for implementation of different video coding applications according to standards like ITU-T H.261/H.263, and ISO MPEG-1I2. It consists of a RISC processor supplemented by a coprocessor for convolution-like low-level tasks. RISC and coprocessor have been implemented in a standard cell design combined with full-custom modules. The processor was fabricated in a 0.5 μm CMOS technology and has a die size of 82 mm2. It provides a peak performance of more than 1 giga arithmetic operations per second (GOPS) at 66 MHz. For processing of very computation-intensive algorithms or high data rates, several processors can be bus-connected to form a MIMD multiprocessor system.

AB - The video signal processor AxPe1280V has been developed for implementation of different video coding applications according to standards like ITU-T H.261/H.263, and ISO MPEG-1I2. It consists of a RISC processor supplemented by a coprocessor for convolution-like low-level tasks. RISC and coprocessor have been implemented in a standard cell design combined with full-custom modules. The processor was fabricated in a 0.5 μm CMOS technology and has a die size of 82 mm2. It provides a peak performance of more than 1 giga arithmetic operations per second (GOPS) at 66 MHz. For processing of very computation-intensive algorithms or high data rates, several processors can be bus-connected to form a MIMD multiprocessor system.

UR - http://www.scopus.com/inward/record.url?scp=0031630292&partnerID=8YFLogxK

U2 - 10.1145/277044.277054

DO - 10.1145/277044.277054

M3 - Conference contribution

AN - SCOPUS:0031630292

SN - 078034409X

T3 - Proceedings - Design Automation Conference

SP - 50

EP - 55

BT - Proceedings 1998

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 35th Design and Automation Conference, DAC 1998

Y2 - 15 June 1998 through 19 June 1998

ER -