A simple method for pinhole detection in carrier selective POLO-junctions for high efficiency silicon solar cells

Publikation: Beitrag in FachzeitschriftArtikelForschungPeer-Review

Autoren

  • D. Tetzlaff
  • J. Krügener
  • Y. Larionova
  • S. Reiter
  • M. Turcu
  • F. Haase
  • R. Brendel
  • R. Peibst
  • U. Höhne
  • J. D. Kähler
  • T. F. Wietler

Externe Organisationen

  • Institut für Solarenergieforschung GmbH (ISFH)
  • Centrotherm
Forschungs-netzwerk anzeigen

Details

OriginalspracheEnglisch
Seiten (von - bis)106-110
Seitenumfang5
FachzeitschriftSolar Energy Materials and Solar Cells
Jahrgang173
PublikationsstatusVeröffentlicht - Dez. 2017

Abstract

Polycrystalline silicon (poly-Si) layers on thin silicon oxide films have received strong research interest as they form excellent carrier selective junctions on crystalline silicon substrates after appropriate thermal processing. Recently, we presented a new method to determine the pinhole density in interfacial oxide films of poly-Si on oxide (POLO)-junctions with excellent electrical properties. The concept of magnification of nanometer-size pinholes in the interfacial oxide by selective etching of the underlying crystalline silicon is used to investigate the influence of annealing temperature on pinhole densities. Eventually, the pinholes are detected by optical microscopy and scanning electron microscopy. We present results on the pinhole density in POLO-junctions with J0 values as low as 1.4 fA/cm2. The stability of this method is demonstrated by proving that no new holes are introduced to the oxide during the etching procedure for a wide range of etching times. Finally, we show the applicability to multiple oxide types and thickness values, differently doped poly-Si layers as well as several types of wafer surface morphologies. For wet chemically grown oxides, we verified the existence of pinholes with an areal density of 2×107 cm−2 even already after annealing at a temperature of 750 °C (lower than the optimum annealing temperature for these junctions).

ASJC Scopus Sachgebiete

Ziele für nachhaltige Entwicklung

Zitieren

A simple method for pinhole detection in carrier selective POLO-junctions for high efficiency silicon solar cells. / Tetzlaff, D.; Krügener, J.; Larionova, Y. et al.
in: Solar Energy Materials and Solar Cells, Jahrgang 173, 12.2017, S. 106-110.

Publikation: Beitrag in FachzeitschriftArtikelForschungPeer-Review

Tetzlaff, D, Krügener, J, Larionova, Y, Reiter, S, Turcu, M, Haase, F, Brendel, R, Peibst, R, Höhne, U, Kähler, JD & Wietler, TF 2017, 'A simple method for pinhole detection in carrier selective POLO-junctions for high efficiency silicon solar cells', Solar Energy Materials and Solar Cells, Jg. 173, S. 106-110. https://doi.org/10.1016/j.solmat.2017.05.041
Tetzlaff, D., Krügener, J., Larionova, Y., Reiter, S., Turcu, M., Haase, F., Brendel, R., Peibst, R., Höhne, U., Kähler, J. D., & Wietler, T. F. (2017). A simple method for pinhole detection in carrier selective POLO-junctions for high efficiency silicon solar cells. Solar Energy Materials and Solar Cells, 173, 106-110. https://doi.org/10.1016/j.solmat.2017.05.041
Tetzlaff D, Krügener J, Larionova Y, Reiter S, Turcu M, Haase F et al. A simple method for pinhole detection in carrier selective POLO-junctions for high efficiency silicon solar cells. Solar Energy Materials and Solar Cells. 2017 Dez;173:106-110. doi: 10.1016/j.solmat.2017.05.041
Download
@article{cd50d3fbfa8745c08c7009ec96058c2d,
title = "A simple method for pinhole detection in carrier selective POLO-junctions for high efficiency silicon solar cells",
abstract = "Polycrystalline silicon (poly-Si) layers on thin silicon oxide films have received strong research interest as they form excellent carrier selective junctions on crystalline silicon substrates after appropriate thermal processing. Recently, we presented a new method to determine the pinhole density in interfacial oxide films of poly-Si on oxide (POLO)-junctions with excellent electrical properties. The concept of magnification of nanometer-size pinholes in the interfacial oxide by selective etching of the underlying crystalline silicon is used to investigate the influence of annealing temperature on pinhole densities. Eventually, the pinholes are detected by optical microscopy and scanning electron microscopy. We present results on the pinhole density in POLO-junctions with J0 values as low as 1.4 fA/cm2. The stability of this method is demonstrated by proving that no new holes are introduced to the oxide during the etching procedure for a wide range of etching times. Finally, we show the applicability to multiple oxide types and thickness values, differently doped poly-Si layers as well as several types of wafer surface morphologies. For wet chemically grown oxides, we verified the existence of pinholes with an areal density of 2×107 cm−2 even already after annealing at a temperature of 750 °C (lower than the optimum annealing temperature for these junctions).",
keywords = "Carrier selective contacts, Pinholes, Polysilicon, Tetramethylammonium hydroxide (TMAH)",
author = "D. Tetzlaff and J. Kr{\"u}gener and Y. Larionova and S. Reiter and M. Turcu and F. Haase and R. Brendel and R. Peibst and U. H{\"o}hne and K{\"a}hler, {J. D.} and Wietler, {T. F.}",
year = "2017",
month = dec,
doi = "10.1016/j.solmat.2017.05.041",
language = "English",
volume = "173",
pages = "106--110",
journal = "Solar Energy Materials and Solar Cells",
issn = "0927-0248",
publisher = "Elsevier BV",

}

Download

TY - JOUR

T1 - A simple method for pinhole detection in carrier selective POLO-junctions for high efficiency silicon solar cells

AU - Tetzlaff, D.

AU - Krügener, J.

AU - Larionova, Y.

AU - Reiter, S.

AU - Turcu, M.

AU - Haase, F.

AU - Brendel, R.

AU - Peibst, R.

AU - Höhne, U.

AU - Kähler, J. D.

AU - Wietler, T. F.

PY - 2017/12

Y1 - 2017/12

N2 - Polycrystalline silicon (poly-Si) layers on thin silicon oxide films have received strong research interest as they form excellent carrier selective junctions on crystalline silicon substrates after appropriate thermal processing. Recently, we presented a new method to determine the pinhole density in interfacial oxide films of poly-Si on oxide (POLO)-junctions with excellent electrical properties. The concept of magnification of nanometer-size pinholes in the interfacial oxide by selective etching of the underlying crystalline silicon is used to investigate the influence of annealing temperature on pinhole densities. Eventually, the pinholes are detected by optical microscopy and scanning electron microscopy. We present results on the pinhole density in POLO-junctions with J0 values as low as 1.4 fA/cm2. The stability of this method is demonstrated by proving that no new holes are introduced to the oxide during the etching procedure for a wide range of etching times. Finally, we show the applicability to multiple oxide types and thickness values, differently doped poly-Si layers as well as several types of wafer surface morphologies. For wet chemically grown oxides, we verified the existence of pinholes with an areal density of 2×107 cm−2 even already after annealing at a temperature of 750 °C (lower than the optimum annealing temperature for these junctions).

AB - Polycrystalline silicon (poly-Si) layers on thin silicon oxide films have received strong research interest as they form excellent carrier selective junctions on crystalline silicon substrates after appropriate thermal processing. Recently, we presented a new method to determine the pinhole density in interfacial oxide films of poly-Si on oxide (POLO)-junctions with excellent electrical properties. The concept of magnification of nanometer-size pinholes in the interfacial oxide by selective etching of the underlying crystalline silicon is used to investigate the influence of annealing temperature on pinhole densities. Eventually, the pinholes are detected by optical microscopy and scanning electron microscopy. We present results on the pinhole density in POLO-junctions with J0 values as low as 1.4 fA/cm2. The stability of this method is demonstrated by proving that no new holes are introduced to the oxide during the etching procedure for a wide range of etching times. Finally, we show the applicability to multiple oxide types and thickness values, differently doped poly-Si layers as well as several types of wafer surface morphologies. For wet chemically grown oxides, we verified the existence of pinholes with an areal density of 2×107 cm−2 even already after annealing at a temperature of 750 °C (lower than the optimum annealing temperature for these junctions).

KW - Carrier selective contacts

KW - Pinholes

KW - Polysilicon

KW - Tetramethylammonium hydroxide (TMAH)

UR - http://www.scopus.com/inward/record.url?scp=85019625564&partnerID=8YFLogxK

U2 - 10.1016/j.solmat.2017.05.041

DO - 10.1016/j.solmat.2017.05.041

M3 - Article

AN - SCOPUS:85019625564

VL - 173

SP - 106

EP - 110

JO - Solar Energy Materials and Solar Cells

JF - Solar Energy Materials and Solar Cells

SN - 0927-0248

ER -

Von denselben Autoren