Details
| Originalsprache | Englisch |
|---|---|
| Seiten (von - bis) | 1021-1024 |
| Seitenumfang | 4 |
| Fachzeitschrift | Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP) |
| Jahrgang | 2 |
| Publikationsstatus | Veröffentlicht - 2001 |
| Veranstaltung | 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing - Salt Lake, UT, USA / Vereinigte Staaten Dauer: 7 Mai 2001 → 11 Mai 2001 |
Abstract
A programmable processor architecture for MPEG-4 video is proposed, that can serve as a coprocessor module in MPEG-4 decoder systems. It consists of a 64-bit dual-issue VLIW macroblock engine, a separate RISC core for bitstream parsing and system processing, and an autonomous I/O processor. A separate DSP is used for MPEG audio support. The architecture is fully programmable and supports parallelism on data-, instruction- and thread-level to cope with the high flexibility and processing demands of the MPEG-4 standard. The first implementation will support real-time decoding of MPEG-4 advanced simple profile or of MPEG-4 ACE-profile (CCIR601, single-object). Future designs will add support for object-based MPEG-4 functionalities. The paper focuses on the architecture, instruction set, and performance of the macroblock engine, which operates as an autonomous co-processor and carries most of the workload in MPEG-4 video processing. It has a RISC-based architecture with support for parallel processing of instructions and data. Special instructions are implemented with specific support for video processing.
ASJC Scopus Sachgebiete
- Informatik (insg.)
- Software
- Informatik (insg.)
- Signalverarbeitung
- Ingenieurwesen (insg.)
- Elektrotechnik und Elektronik
Zitieren
- Standard
- Harvard
- Apa
- Vancouver
- BibTex
- RIS
in: Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP), Jahrgang 2, 2001, S. 1021-1024.
Publikation: Beitrag in Fachzeitschrift › Konferenzaufsatz in Fachzeitschrift › Forschung › Peer-Review
}
TY - JOUR
T1 - A programmable co-processor for MPEG-4 video
AU - Berekovic, M.
AU - Stolberg, H. J.
AU - Pirsch, P.
AU - Runge, H.
PY - 2001
Y1 - 2001
N2 - A programmable processor architecture for MPEG-4 video is proposed, that can serve as a coprocessor module in MPEG-4 decoder systems. It consists of a 64-bit dual-issue VLIW macroblock engine, a separate RISC core for bitstream parsing and system processing, and an autonomous I/O processor. A separate DSP is used for MPEG audio support. The architecture is fully programmable and supports parallelism on data-, instruction- and thread-level to cope with the high flexibility and processing demands of the MPEG-4 standard. The first implementation will support real-time decoding of MPEG-4 advanced simple profile or of MPEG-4 ACE-profile (CCIR601, single-object). Future designs will add support for object-based MPEG-4 functionalities. The paper focuses on the architecture, instruction set, and performance of the macroblock engine, which operates as an autonomous co-processor and carries most of the workload in MPEG-4 video processing. It has a RISC-based architecture with support for parallel processing of instructions and data. Special instructions are implemented with specific support for video processing.
AB - A programmable processor architecture for MPEG-4 video is proposed, that can serve as a coprocessor module in MPEG-4 decoder systems. It consists of a 64-bit dual-issue VLIW macroblock engine, a separate RISC core for bitstream parsing and system processing, and an autonomous I/O processor. A separate DSP is used for MPEG audio support. The architecture is fully programmable and supports parallelism on data-, instruction- and thread-level to cope with the high flexibility and processing demands of the MPEG-4 standard. The first implementation will support real-time decoding of MPEG-4 advanced simple profile or of MPEG-4 ACE-profile (CCIR601, single-object). Future designs will add support for object-based MPEG-4 functionalities. The paper focuses on the architecture, instruction set, and performance of the macroblock engine, which operates as an autonomous co-processor and carries most of the workload in MPEG-4 video processing. It has a RISC-based architecture with support for parallel processing of instructions and data. Special instructions are implemented with specific support for video processing.
UR - http://www.scopus.com/inward/record.url?scp=0034841719&partnerID=8YFLogxK
M3 - Conference article
AN - SCOPUS:0034841719
VL - 2
SP - 1021
EP - 1024
JO - Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP)
JF - Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP)
SN - 1520-6149
T2 - 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing
Y2 - 7 May 2001 through 11 May 2001
ER -