A Hardware Efficient Preamble Detection Algorithm for Powerline Communication

Publikation: Beitrag in FachzeitschriftArtikelForschungPeer-Review

Autoren

Forschungs-netzwerk anzeigen

Details

OriginalspracheEnglisch
Seiten (von - bis)1-7
Seitenumfang7
FachzeitschriftJournal of Communications
Jahrgang13
Ausgabenummer1
PublikationsstatusVeröffentlicht - 2018

Abstract

Orthogonal frequency-division multiplexing (OFDM) systems are widely used in today’s packet based communication systems such as wireless and powerline communications. The latter is of increasing interest for the use in smart grid applications or Internet of things (IoT). Some of the OFDM systems use a preamble preceding to the transmitted packet header and data to perform time and frequency synchronization. Common approaches for the detection of this preamble are using the cyclic repetition of repeated preambles or the cross-correlation of the transmitted and the reference preamble. While providing good performance in low signal-to-noise-ratio (SNR) channels the cross-correlation is a very costly operation when it is implemented in hardware. The field of application for the powerline system is an environment featuring a very low SNR channel. Therefore, the cross-correlation based preamble detection is chosen. To reduce the hardware size the effect of quantization on the cross-correlation is evaluated and a new side-lobe correlation algorithm (SLC) is introduced. The results of simulation show an improvement of up to 5 dB in SNR for various single and multipath channels. The FPGA implementation results of the SLC algorithm demonstrate that the required hardware effort can be significantly reduced by a factor of three, while providing the same minimum SNR.

ASJC Scopus Sachgebiete

Ziele für nachhaltige Entwicklung

Zitieren

A Hardware Efficient Preamble Detection Algorithm for Powerline Communication. / Stuckenberg, Tobias; Blume, Holger.
in: Journal of Communications, Jahrgang 13, Nr. 1, 2018, S. 1-7.

Publikation: Beitrag in FachzeitschriftArtikelForschungPeer-Review

Stuckenberg T, Blume H. A Hardware Efficient Preamble Detection Algorithm for Powerline Communication. Journal of Communications. 2018;13(1):1-7. doi: 10.12720/jcm.13.1.1-7
Stuckenberg, Tobias ; Blume, Holger. / A Hardware Efficient Preamble Detection Algorithm for Powerline Communication. in: Journal of Communications. 2018 ; Jahrgang 13, Nr. 1. S. 1-7.
Download
@article{a30144004652400c93cc0081ddff858e,
title = "A Hardware Efficient Preamble Detection Algorithm for Powerline Communication",
abstract = "Orthogonal frequency-division multiplexing (OFDM) systems are widely used in today{\textquoteright}s packet based communication systems such as wireless and powerline communications. The latter is of increasing interest for the use in smart grid applications or Internet of things (IoT). Some of the OFDM systems use a preamble preceding to the transmitted packet header and data to perform time and frequency synchronization. Common approaches for the detection of this preamble are using the cyclic repetition of repeated preambles or the cross-correlation of the transmitted and the reference preamble. While providing good performance in low signal-to-noise-ratio (SNR) channels the cross-correlation is a very costly operation when it is implemented in hardware. The field of application for the powerline system is an environment featuring a very low SNR channel. Therefore, the cross-correlation based preamble detection is chosen. To reduce the hardware size the effect of quantization on the cross-correlation is evaluated and a new side-lobe correlation algorithm (SLC) is introduced. The results of simulation show an improvement of up to 5 dB in SNR for various single and multipath channels. The FPGA implementation results of the SLC algorithm demonstrate that the required hardware effort can be significantly reduced by a factor of three, while providing the same minimum SNR.",
keywords = "Cross-correlation, FPGA, Homeplug, OFDM, Powerline, Preamble",
author = "Tobias Stuckenberg and Holger Blume",
year = "2018",
doi = "10.12720/jcm.13.1.1-7",
language = "English",
volume = "13",
pages = "1--7",
number = "1",

}

Download

TY - JOUR

T1 - A Hardware Efficient Preamble Detection Algorithm for Powerline Communication

AU - Stuckenberg, Tobias

AU - Blume, Holger

PY - 2018

Y1 - 2018

N2 - Orthogonal frequency-division multiplexing (OFDM) systems are widely used in today’s packet based communication systems such as wireless and powerline communications. The latter is of increasing interest for the use in smart grid applications or Internet of things (IoT). Some of the OFDM systems use a preamble preceding to the transmitted packet header and data to perform time and frequency synchronization. Common approaches for the detection of this preamble are using the cyclic repetition of repeated preambles or the cross-correlation of the transmitted and the reference preamble. While providing good performance in low signal-to-noise-ratio (SNR) channels the cross-correlation is a very costly operation when it is implemented in hardware. The field of application for the powerline system is an environment featuring a very low SNR channel. Therefore, the cross-correlation based preamble detection is chosen. To reduce the hardware size the effect of quantization on the cross-correlation is evaluated and a new side-lobe correlation algorithm (SLC) is introduced. The results of simulation show an improvement of up to 5 dB in SNR for various single and multipath channels. The FPGA implementation results of the SLC algorithm demonstrate that the required hardware effort can be significantly reduced by a factor of three, while providing the same minimum SNR.

AB - Orthogonal frequency-division multiplexing (OFDM) systems are widely used in today’s packet based communication systems such as wireless and powerline communications. The latter is of increasing interest for the use in smart grid applications or Internet of things (IoT). Some of the OFDM systems use a preamble preceding to the transmitted packet header and data to perform time and frequency synchronization. Common approaches for the detection of this preamble are using the cyclic repetition of repeated preambles or the cross-correlation of the transmitted and the reference preamble. While providing good performance in low signal-to-noise-ratio (SNR) channels the cross-correlation is a very costly operation when it is implemented in hardware. The field of application for the powerline system is an environment featuring a very low SNR channel. Therefore, the cross-correlation based preamble detection is chosen. To reduce the hardware size the effect of quantization on the cross-correlation is evaluated and a new side-lobe correlation algorithm (SLC) is introduced. The results of simulation show an improvement of up to 5 dB in SNR for various single and multipath channels. The FPGA implementation results of the SLC algorithm demonstrate that the required hardware effort can be significantly reduced by a factor of three, while providing the same minimum SNR.

KW - Cross-correlation

KW - FPGA

KW - Homeplug

KW - OFDM

KW - Powerline

KW - Preamble

U2 - 10.12720/jcm.13.1.1-7

DO - 10.12720/jcm.13.1.1-7

M3 - Article

AN - SCOPUS:85041135485

VL - 13

SP - 1

EP - 7

JO - Journal of Communications

JF - Journal of Communications

SN - 1796-2021

IS - 1

ER -

Von denselben Autoren